emsec / ConFuzz
ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.
☆13Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for ConFuzz
- An open-source deterministic fault attack simulator prototype☆50Updated 3 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆53Updated last month
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆16Updated last year
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆56Updated 3 months ago
- LiteX-based PCIe MITM, sniffing, fuzzing, device emulation☆12Updated 2 years ago
- SD/MMC Analyzer for Saleae Logic☆37Updated 8 months ago
- SCARR is a Side-Channel Analysis (SCA) framework☆59Updated 2 months ago
- ☆14Updated 3 years ago
- Cross-Domain DPA Attack on SAML11☆15Updated 5 years ago
- PCIe analyzer experiments☆45Updated 4 years ago
- Abstraction layer for Xilinx FPGAs☆14Updated 5 years ago
- ☆78Updated last year
- Intel Management Engine JTAG Proof of Concept - 2022 Instructions☆32Updated 2 years ago
- SIde-Channel Analysis toolKit: embedded security evaluation tools☆28Updated 2 years ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆20Updated last year
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆20Updated last year
- Adding trace to DesignStart for easier side-channel analysis on the CW305 target. Also supports PhyWhisperer.☆12Updated last year
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆20Updated 3 years ago
- LEIA: the Lab Embedded ISO7816 Analyzer A Custom Smartcard Reader for the ChipWhisperer PCB☆19Updated 3 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 2 years ago
- ☆55Updated last week
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆12Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆15Updated last year
- Minimal UART client in Golang that dumps LPC1343 chips that are locked at CRP1.☆18Updated 3 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆16Updated 4 months ago
- Proof-of-concept C implementation of AES with masking technique to prevent side-channel analysis attacks☆28Updated 4 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆23Updated 10 months ago
- CHERI ISA Specification☆23Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆22Updated last week
- Customized version of QEMU 2.4.0 exposing the TCG frontend and the helpers☆16Updated 4 months ago