emsec / ConFuzzLinks
ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.
☆15Updated last month
Alternatives and similar repositories for ConFuzz
Users that are interested in ConFuzz are comparing it to the libraries listed below
Sorting:
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated 3 months ago
- An open-source deterministic fault attack simulator prototype☆62Updated 5 years ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Updated 2 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆46Updated 7 months ago
- This repo demonstrates the Return-to-Non-Secure (ret2ns) vulnerability on ARM Cortex-M TrustZone. It contains the attack and defense demo…☆34Updated last month
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆64Updated last year
- SCARR is a Side-Channel Analysis (SCA) framework☆75Updated last week
- Proof-of-concept for the GhostWrite CPU bug.☆116Updated last year
- Student Starter Code for Secure Hardware Design at MIT☆81Updated last year
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆137Updated last year
- ☆29Updated last year
- FPGA design and test files for ChipWhisperer-Husky.☆17Updated 2 weeks ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆62Updated 6 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆74Updated last month
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆21Updated last year
- Some learning materials, notes and scripts about the programming and security of microcontroller.☆15Updated 3 years ago
- M1 bare metal project in Rust☆31Updated 3 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆30Updated 5 months ago
- ☆18Updated 5 years ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆22Updated last year
- Microarchitectural exploitation and other hardware attacks.☆95Updated last year
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Updated 3 years ago
- Abstraction layer for Xilinx FPGAs☆15Updated 6 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆23Updated 10 months ago
- Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model☆54Updated 6 months ago
- ☆19Updated 2 years ago
- ☆100Updated last year
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆17Updated last week