emsec / ConFuzzLinks
ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.
☆15Updated last month
Alternatives and similar repositories for ConFuzz
Users that are interested in ConFuzz are comparing it to the libraries listed below
Sorting:
- Pre-Silicon Hardware Fuzzing Toolkit☆58Updated last month
- An open-source deterministic fault attack simulator prototype☆60Updated 4 years ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆61Updated last year
- Proof-of-concept for the GhostWrite CPU bug.☆115Updated last year
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Updated last year
- This repo demonstrates the Return-to-Non-Secure (ret2ns) vulnerability on ARM Cortex-M TrustZone. It contains the attack and defense demo…☆32Updated last year
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆21Updated 2 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆30Updated 3 months ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆131Updated 11 months ago
- FPGA design and test files for ChipWhisperer-Husky.☆17Updated 3 weeks ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated 11 months ago
- ☆17Updated 2 years ago
- SD/MMC Analyzer for Saleae Logic☆37Updated last year
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆17Updated last year
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆17Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 4 months ago
- ☆17Updated last year
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆36Updated 2 years ago
- ☆26Updated last year
- Microarchitectural exploitation and other hardware attacks.☆92Updated last year
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆58Updated 2 months ago
- SCARR is a Side-Channel Analysis (SCA) framework☆73Updated last month
- ☆85Updated 2 years ago
- Some learning materials, notes and scripts about the programming and security of microcontroller.☆14Updated 3 years ago
- Migrated to Codeberg☆46Updated 4 years ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆19Updated 8 months ago
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆54Updated 4 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆108Updated 3 years ago
- Spectre based on Linear Address Masking☆69Updated last year
- M1 bare metal project in Rust☆31Updated 2 years ago