The main Embench repository
☆308Feb 13, 2026Updated last month
Alternatives and similar repositories for embench-iot
Users that are interested in embench-iot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆71Mar 30, 2023Updated 2 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- ☆665Updated this week
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- matrix-coprocessor for RISC-V☆31Feb 27, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,159Feb 21, 2026Updated last month
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆1,179May 1, 2025Updated 10 months ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆466May 15, 2025Updated 10 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 10 months ago
- RISC-V Opcodes☆842Updated this week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The OpenPiton Platform☆779Feb 25, 2026Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- RISC-V Formal Verification Framework☆626Apr 6, 2022Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆580Mar 11, 2026Updated 2 weeks ago
- RISC-V Frontend Server☆64Mar 31, 2019Updated 6 years ago
- Spike, a RISC-V ISA Simulator☆3,047Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,814Feb 17, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Mar 20, 2026Updated last week
- CSiBE☆34Feb 17, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- The MiBench testsuite, extended for use in general embedded environments☆13Oct 20, 2018Updated 7 years ago
- RISC-V Formal Verification Framework☆185Mar 19, 2026Updated last week
- VRoom! RISC-V CPU☆518Sep 2, 2024Updated last year
- The MiBench testsuite, extended for use in general embedded environments☆116Nov 2, 2012Updated 13 years ago
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 3 weeks ago
- ☆153Oct 6, 2023Updated 2 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 9 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆973Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆787Updated this week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Working Draft of the RISC-V Debug Specification Standard☆507Mar 14, 2026Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Mar 22, 2026Updated last week
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,398Feb 13, 2026Updated last month
- ☆199Dec 14, 2023Updated 2 years ago
- RISC-V Processor Trace Specification☆211Updated this week