The main Embench repository
☆334Feb 13, 2026Updated 6 months ago
Alternatives and similar repositories for embench-iot
Users that are interested in embench-iot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆72Mar 30, 2023Updated 3 years ago
- ☆145Feb 29, 2024Updated 2 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆777Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,195Aug 18, 2026Updated last week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆1,243Aug 21, 2026Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆219Mar 20, 2024Updated 2 years ago
- matrix-coprocessor for RISC-V☆37Feb 27, 2026Updated 6 months ago
- RISC-V Opcodes☆872Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,278Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆493May 8, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- The OpenPiton Platform☆810Feb 25, 2026Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,029Aug 20, 2026Updated last week
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- Spike, a RISC-V ISA Simulator☆3,209Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,086Updated this week
- CSiBE☆34Feb 17, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The MiBench testsuite, extended for use in general embedded environments☆15Oct 20, 2018Updated 7 years ago
- Random instruction generator for RISC-V processor verification☆1,350Apr 3, 2026Updated 4 months ago
- The MiBench testsuite, extended for use in general embedded environments☆119Nov 2, 2012Updated 13 years ago
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- ☆157Oct 6, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆313Oct 17, 2023Updated 2 years ago
- The OpenPiton Platform☆17Aug 14, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Debug Specification Standard☆527Updated this week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆54Updated this week
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆93Apr 1, 2026Updated 4 months ago
- RISC-V Processor Trace Specification☆221Aug 17, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- ☆203Dec 14, 2023Updated 2 years ago