The main Embench repository
☆317Feb 13, 2026Updated 3 months ago
Alternatives and similar repositories for embench-iot
Users that are interested in embench-iot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆72Mar 30, 2023Updated 3 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆711Updated this week
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34May 20, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- matrix-coprocessor for RISC-V☆32Feb 27, 2026Updated 3 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,175Feb 21, 2026Updated 3 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆1,203May 22, 2026Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆482May 8, 2026Updated 3 weeks ago
- RISC-V Opcodes☆853May 20, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,235Apr 17, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V RV64GC emulator designed for RTL co-simulation☆241Nov 20, 2024Updated last year
- The OpenPiton Platform☆792Feb 25, 2026Updated 3 months ago
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆606Updated this week
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- Spike, a RISC-V ISA Simulator☆3,115May 20, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 3 weeks ago
- CSiBE☆34Feb 17, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The MiBench testsuite, extended for use in general embedded environments☆14Oct 20, 2018Updated 7 years ago
- Random instruction generator for RISC-V processor verification☆1,303Apr 3, 2026Updated last month
- VRoom! RISC-V CPU☆520Sep 2, 2024Updated last year
- The MiBench testsuite, extended for use in general embedded environments☆117Nov 2, 2012Updated 13 years ago
- RISC-V Formal Verification Framework☆194Mar 19, 2026Updated 2 months ago
- ☆155Oct 6, 2023Updated 2 years ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated 11 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆981Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆805Apr 24, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Working Draft of the RISC-V Debug Specification Standard☆514Apr 8, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆310Oct 17, 2023Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆52Updated this week
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,416May 10, 2026Updated 2 weeks ago
- ☆201Dec 14, 2023Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆86Apr 1, 2026Updated last month