The main Embench repository
☆314Feb 13, 2026Updated 2 months ago
Alternatives and similar repositories for embench-iot
Users that are interested in embench-iot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆71Mar 30, 2023Updated 3 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆692Updated this week
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Apr 21, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- matrix-coprocessor for RISC-V☆32Feb 27, 2026Updated 2 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,171Feb 21, 2026Updated 2 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆1,197May 1, 2025Updated last year
- Working draft of the proposed RISC-V Bitmanipulation extension☆216Mar 20, 2024Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆476Apr 16, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 3 weeks ago
- RISC-V Opcodes☆853Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RISC-V RV64GC emulator designed for RTL co-simulation☆240Nov 20, 2024Updated last year
- The OpenPiton Platform☆788Feb 25, 2026Updated 2 months ago
- RISC-V Formal Verification Framework☆630Apr 6, 2022Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Updated this week
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- Spike, a RISC-V ISA Simulator☆3,096May 2, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- CSiBE☆34Feb 17, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Apr 30, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The MiBench testsuite, extended for use in general embedded environments☆13Oct 20, 2018Updated 7 years ago
- VRoom! RISC-V CPU☆520Sep 2, 2024Updated last year
- The MiBench testsuite, extended for use in general embedded environments☆117Nov 2, 2012Updated 13 years ago
- RISC-V Formal Verification Framework☆191Mar 19, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,291Apr 3, 2026Updated last month
- ☆155Oct 6, 2023Updated 2 years ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated 10 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆800Apr 24, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Working Draft of the RISC-V Debug Specification Standard☆511Apr 8, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆52May 2, 2026Updated last week
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,413Feb 13, 2026Updated 2 months ago
- ☆200Dec 14, 2023Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆85Apr 1, 2026Updated last month