The main Embench repository
☆311Feb 13, 2026Updated 2 months ago
Alternatives and similar repositories for embench-iot
Users that are interested in embench-iot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆71Mar 30, 2023Updated 3 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆670Updated this week
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- matrix-coprocessor for RISC-V☆31Feb 27, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,166Feb 21, 2026Updated last month
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆1,188May 1, 2025Updated 11 months ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Mar 20, 2024Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆472May 15, 2025Updated 11 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- RISC-V Opcodes☆854Mar 24, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- The OpenPiton Platform☆782Feb 25, 2026Updated last month
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆591Apr 7, 2026Updated last week
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- Spike, a RISC-V ISA Simulator☆3,068Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Apr 10, 2026Updated last week
- CSiBE☆34Feb 17, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Apr 9, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The MiBench testsuite, extended for use in general embedded environments☆13Oct 20, 2018Updated 7 years ago
- VRoom! RISC-V CPU☆519Sep 2, 2024Updated last year
- RISC-V Formal Verification Framework☆188Mar 19, 2026Updated last month
- The MiBench testsuite, extended for use in general embedded environments☆117Nov 2, 2012Updated 13 years ago
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated 2 weeks ago
- ☆155Oct 6, 2023Updated 2 years ago
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated 10 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆978Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆794Apr 8, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- Working Draft of the RISC-V Debug Specification Standard☆510Apr 8, 2026Updated last week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆52Apr 12, 2026Updated last week
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,406Feb 13, 2026Updated 2 months ago
- ☆200Dec 14, 2023Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆84Apr 1, 2026Updated 2 weeks ago