The main Embench repository
☆337Feb 13, 2026Updated 7 months ago
Alternatives and similar repositories for embench-iot
Users that are interested in embench-iot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆72Mar 30, 2023Updated 3 years ago
- ☆144Feb 29, 2024Updated 2 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Sep 29, 2026Updated last week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆798Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆1,270Aug 21, 2026Updated last month
- Working draft of the proposed RISC-V Bitmanipulation extension☆221Mar 20, 2024Updated 2 years ago
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 7 months ago
- RISC-V Opcodes☆884Sep 18, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆499May 8, 2026Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- The OpenPiton Platform☆832Feb 25, 2026Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- RISC-V Frontend Server☆65Mar 31, 2019Updated 7 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,090Updated this week
- Spike, a RISC-V ISA Simulator☆3,242Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,152Updated this week
- CSiBE☆34Feb 17, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- The MiBench testsuite, extended for use in general embedded environments☆15Oct 20, 2018Updated 7 years ago
- Random instruction generator for RISC-V processor verification☆1,363Sep 21, 2026Updated 2 weeks ago
- The MiBench testsuite, extended for use in general embedded environments☆120Nov 2, 2012Updated 13 years ago
- VRoom! RISC-V CPU☆523Sep 2, 2024Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,006Nov 15, 2024Updated last year
- ☆159Oct 6, 2023Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- Instruction Set Generator initially contributed by Futurewei☆317Oct 17, 2023Updated 2 years ago
- The OpenPiton Platform☆17Aug 14, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated last month
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- RISC-V Processor Trace Specification☆223Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 6 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- ☆203Dec 14, 2023Updated 2 years ago