CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontrollers (MCU).
☆1,270Aug 21, 2026Updated last month
Alternatives and similar repositories for coremark
Users that are interested in coremark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…☆232Jul 30, 2024Updated 2 years ago
- "DHRYSTONE" Benchmark Program by Reinhold P. Weicker☆108Apr 2, 2024Updated 2 years ago
- Historical versions of Reinhold P. Weicker's Dhrystone benchmark☆158May 20, 2012Updated 14 years ago
- ☆1,249Sep 25, 2026Updated 2 weeks ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆75Jul 19, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆798Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Rocket Chip Generator☆3,883Sep 13, 2026Updated 3 weeks ago
- The main Embench repository☆337Feb 13, 2026Updated 7 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- GNU toolchain for RISC-V, including GCC☆4,636Aug 27, 2026Updated last month
- Spike, a RISC-V ISA Simulator☆3,242Updated this week
- Open-source high-performance RISC-V processor☆7,295Updated this week
- RISC-V Instruction Set Manual☆4,846Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenXuantie - OpenC910 Core☆1,479Jun 28, 2024Updated 2 years ago
- RISC-V Proxy Kernel☆709Oct 2, 2025Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- Random instruction generator for RISC-V processor verification☆1,363Sep 21, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,152Updated this week
- RISC-V Cores, SoC platforms and SoCs☆929Mar 26, 2021Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained …☆582Oct 1, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,281Sep 27, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,006Nov 15, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 6 years ago
- CMSIS Version 5 Development Repository☆1,600Sep 3, 2024Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- Eclipse ThreadX is an advanced real-time operating system (RTOS) designed specifically for deeply embedded applications.☆3,537Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,309Oct 1, 2026Updated last week
- RISC-V Opcodes☆884Sep 18, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 32-bit Superscalar RISC-V CPU☆1,313Sep 18, 2021Updated 5 years ago
- RT-Thread is an open source IoT Real-Time Operating System (RTOS). …☆12,262Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Oct 3, 2026Updated last week
- The OpenPiton Platform☆832Feb 25, 2026Updated 7 months ago
- Primary Git Repository for the Zephyr Project. Zephyr is a new generation, scalable, optimized, secure RTOS for multiple hardware archite…☆16,717Updated this week
- ☆203Dec 14, 2023Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,090Updated this week