CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontrollers (MCU).
☆1,177May 1, 2025Updated 10 months ago
Alternatives and similar repositories for coremark
Users that are interested in coremark are comparing it to the libraries listed below
Sorting:
- Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…☆216Jul 30, 2024Updated last year
- Historical versions of Reinhold P. Weicker's Dhrystone benchmark☆151May 20, 2012Updated 13 years ago
- ☆1,145Jan 22, 2026Updated last month
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Jul 19, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- ☆660Updated this week
- The main Embench repository☆308Feb 13, 2026Updated last month
- GNU toolchain for RISC-V, including GCC☆4,409Mar 13, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,105Mar 11, 2026Updated last week
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- Spike, a RISC-V ISA Simulator☆3,034Feb 26, 2026Updated 3 weeks ago
- RISC-V Instruction Set Manual☆4,529Mar 14, 2026Updated last week
- OpenXuantie - OpenC910 Core☆1,397Jun 28, 2024Updated last year
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- Open-source high-performance RISC-V processor☆6,904Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,262Mar 5, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆522Apr 8, 2024Updated last year
- RISC-V Cores, SoC platforms and SoCs☆918Mar 26, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,063Feb 11, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆966Nov 15, 2024Updated last year
- Eclipse ThreadX is an advanced real-time operating system (RTOS) designed specifically for deeply embedded applications.☆3,388Mar 12, 2026Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆227Aug 25, 2020Updated 5 years ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- CMSIS Version 5 Development Repository☆1,581Sep 3, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- RISC-V Opcodes☆841Mar 14, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated 3 weeks ago
- RT-Thread is an open source IoT Real-Time Operating System (RTOS). …☆11,848Updated this week
- Primary Git Repository for the Zephyr Project. Zephyr is a new generation, scalable, optimized, secure RTOS for multiple hardware archite…☆14,689Mar 14, 2026Updated last week
- The OpenPiton Platform☆777Feb 25, 2026Updated 3 weeks ago
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,797Feb 17, 2026Updated last month
- ☆2,677Feb 27, 2025Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,001Mar 9, 2026Updated last week