CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontrollers (MCU).
☆1,274Oct 17, 2026Updated 2 weeks ago
Alternatives and similar repositories for coremark
Users that are interested in coremark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…☆233Jul 30, 2024Updated 2 years ago
- "DHRYSTONE" Benchmark Program by Reinhold P. Weicker☆108Apr 2, 2024Updated 2 years ago
- ☆1,257Oct 19, 2026Updated 2 weeks ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆804Updated this week
- GNU toolchain for RISC-V, including GCC☆4,655Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Rocket Chip Generator☆3,895Sep 13, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,275Oct 8, 2026Updated 3 weeks ago
- The main Embench repository☆337Feb 13, 2026Updated 8 months ago
- Spike, a RISC-V ISA Simulator☆3,267Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆76Jul 19, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,359Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- RISC-V Instruction Set Manual☆4,877Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained …☆585Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- OpenXuantie - OpenC910 Core☆1,488Jun 28, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- RISC-V Proxy Kernel☆712Oct 2, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,826Updated this week
- Random instruction generator for RISC-V processor verification☆1,375Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- ☆204Dec 14, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,316Updated this week
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- Sail RISC-V model☆790Updated this week
- RT-Thread is an open source IoT Real-Time Operating System (RTOS). …☆12,321Updated this week
- Eclipse ThreadX is an advanced real-time operating system (RTOS) designed specifically for deeply embedded applications.☆3,556Oct 26, 2026Updated last week
- The OpenPiton Platform☆838Updated this week
- CMSIS Version 5 Development Repository☆1,602Sep 3, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- RISC-V Opcodes☆887Oct 14, 2026Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago
- ☆109Jul 20, 2026Updated 3 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆302Updated this week
- ☆2,839Aug 20, 2026Updated 2 months ago