CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontrollers (MCU).
☆1,167May 1, 2025Updated 9 months ago
Alternatives and similar repositories for coremark
Users that are interested in coremark are comparing it to the libraries listed below
Sorting:
- Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…☆215Jul 30, 2024Updated last year
- ☆1,128Jan 22, 2026Updated last month
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Jul 19, 2024Updated last year
- ☆649Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,079Feb 5, 2026Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- GNU toolchain for RISC-V, including GCC☆4,368Feb 13, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,696Updated this week
- Spike, a RISC-V ISA Simulator☆3,023Feb 13, 2026Updated 2 weeks ago
- OpenXuantie - OpenC910 Core☆1,389Jun 28, 2024Updated last year
- RISC-V Instruction Set Manual☆4,500Feb 20, 2026Updated last week
- The main Embench repository☆307Feb 13, 2026Updated 2 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- RISC-V Proxy Kernel☆688Oct 2, 2025Updated 4 months ago
- Open-source high-performance RISC-V processor☆6,875Updated this week
- Random instruction generator for RISC-V processor verification☆1,253Oct 1, 2025Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆519Apr 8, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- RISC-V Cores, SoC platforms and SoCs☆912Mar 26, 2021Updated 4 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Eclipse ThreadX is an advanced real-time operating system (RTOS) designed specifically for deeply embedded applications.☆3,371Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,771Feb 17, 2026Updated last week
- RISC-V Opcodes☆839Feb 21, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- ☆1,908Updated this week
- CMSIS Version 5 Development Repository☆1,574Sep 3, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- ☆2,666Feb 27, 2025Updated last year
- Fork of OpenOCD that has RISC-V support☆509Oct 9, 2025Updated 4 months ago
- Primary Git Repository for the Zephyr Project. Zephyr is a new generation, scalable, optimized, secure RTOS for multiple hardware archite…☆14,509Updated this week
- RT-Thread is an open source IoT Real-Time Operating System (RTOS). …☆11,791Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Feb 21, 2026Updated last week
- Secure boot for 32-bit Microcontrollers!☆1,810Feb 17, 2026Updated last week
- ☆308Jan 23, 2026Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 20, 2026Updated last week