Alternatives and similar repositories for beebs:

Users that are interested in beebs are comparing it to the libraries listed below

• tacle / tacle-bench
  TACLe Benchmarks
  ☆41Updated 2 months ago
• UoS-EEC / fused
  Fused: Full-System Simulation of Energy-Driven Computers
  ☆12Updated 2 years ago
• Linaro / OpenCSD
  CoreSight trace stream decoder developed openly
  ☆146Updated 2 months ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆75Updated 5 years ago
• fractalclone / zephyr-riscv
  Zephyr port to riscv architecture
  ☆24Updated 7 years ago
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆37Updated last month
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 6 years ago
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆45Updated last week
• riscv-boom / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆39Updated 5 years ago
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆57Updated 2 months ago
• Digilent / digilent-vivado-scripts
  ☆64Updated 6 months ago
• impedimentToProgress / thumbulator
  Cycle-accurate ARMv6-M simulator
  ☆13Updated 6 years ago
• lowRISC / epic-c-example
  ePIC (Embedded PIC) example: kernel and relocatable loadable app
  ☆11Updated last year
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 3 years ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆45Updated 2 weeks ago
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆63Updated 6 years ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆47Updated 2 weeks ago
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆47Updated 3 years ago
• antmicro / rowhammer-tester
  ☆58Updated last week
• embench / embench-iot
  The main Embench repository
  ☆262Updated 4 months ago
• hex-five / multizone-fpga
  This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…
  ☆29Updated 11 months ago
• embecosm / mibench
  The MiBench testsuite, extended for use in general embedded environments
  ☆87Updated 12 years ago
• SpinalHDL / VexRiscvSocSoftware
  ☆26Updated 3 years ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆70Updated last month
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆55Updated 5 months ago
• ARM-software / coresight-wire-protocol
  Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.
  ☆25Updated 6 months ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆62Updated 2 years ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆38Updated 3 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆83Updated 11 months ago
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆58Updated 6 years ago