mageec / beebs
A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions
☆63Updated last year
Alternatives and similar repositories for beebs:
Users that are interested in beebs are comparing it to the libraries listed below
- TACLe Benchmarks☆41Updated 3 months ago
- The MiBench testsuite, extended for use in general embedded environments☆87Updated 12 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- PolarFire SoC Documentation☆50Updated last month
- Tools for analyzing and browsing Tarmac instruction traces.☆74Updated 2 months ago
- A port of FreeRTOS for the RISC-V ISA☆75Updated 5 years ago
- PolarFire SoC hart software services☆37Updated 2 months ago
- Fused: Full-System Simulation of Energy-Driven Computers☆13Updated 2 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Updated 4 years ago
- Cycle-accurate ARMv6-M simulator☆13Updated 7 years ago
- A time-predictable processor for mixed-criticality systems☆57Updated 3 months ago
- ☆59Updated 2 weeks ago
- CoreSight trace stream decoder developed openly☆151Updated 3 months ago
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆38Updated last week
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 3 years ago
- RISC-V Virtual Prototype☆40Updated 3 years ago
- The main Embench repository☆267Updated 5 months ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆29Updated last year
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago
- ☆26Updated 3 years ago
- ☆16Updated 6 months ago
- Zephyr port to riscv architecture☆24Updated 7 years ago
- FreeRTOS for RISC-V☆26Updated 6 years ago
- Bare metal example software projects for PolarFire SoC☆30Updated last month
- Port of libgcov portions to enable a way to generate GCDA files for embedded systems☆32Updated 8 years ago
- RISC-V Virtual Prototype☆158Updated 2 months ago
- Extendable Translating Instruction Set Simulator☆28Updated this week
- Spen's Official OpenOCD Mirror☆48Updated 11 months ago
- an abstraction layer across user-space Linux, baremetal, and RTOS environments☆24Updated 3 months ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆83Updated last year