Alternatives and similar repositories for beebs:

Users that are interested in beebs are comparing it to the libraries listed below

• tacle / tacle-bench
  TACLe Benchmarks
  ☆41Updated 4 months ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• embecosm / mibench
  The MiBench testsuite, extended for use in general embedded environments
  ☆90Updated 12 years ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆75Updated last week
• UoS-EEC / fused
  Fused: Full-System Simulation of Energy-Driven Computers
  ☆14Updated 2 years ago
• RISCV-on-Microsemi-FPGA / FreeRTOS
  FreeRTOS for RISC-V
  ☆26Updated 6 years ago
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆58Updated 4 months ago
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆53Updated 2 months ago
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆38Updated 4 months ago
• Linaro / OpenCSD
  CoreSight trace stream decoder developed openly
  ☆155Updated last month
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆75Updated 5 years ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆41Updated 3 years ago
• antmicro / rowhammer-tester
  ☆60Updated last month
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 3 years ago
• hwangcc23 / ptm2human
  ARM PTM decoder, and ARM ETM v4 decoder. ptm2human is a decoder for trace data outputted by Program Trace Macrocell (PTM) and Embedded Tr…
  ☆53Updated last month
• hex-five / multizone-fpga
  This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…
  ☆29Updated last year
• embecosm / embecosm-toolchain-releases
  ☆16Updated 2 weeks ago
• nxt4hll / roccc-2.0
  ☆26Updated 9 years ago
• riscv-boom / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆40Updated 5 years ago
• mattvenn / gtkwave-python-filter-process
  ☆33Updated 4 years ago
• schoeberl / wildcat
  An implementation of RISC-V
  ☆26Updated this week
• agra-uni-bremen / riscv-freertos
  FreeRTOS port for the RISC-V Virtual Prototype
  ☆14Updated 4 years ago
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆34Updated 2 weeks ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• ARM-software / coresight-wire-protocol
  Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.
  ☆25Updated 3 weeks ago
• fractalclone / zephyr-riscv
  Zephyr port to riscv architecture
  ☆24Updated 7 years ago
• SpinalHDL / VexRiscvSocSoftware
  ☆27Updated 3 years ago
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆37Updated last week
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆35Updated 2 weeks ago
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆63Updated 6 years ago