Alternatives and similar repositories for beebs

Users that are interested in beebs are comparing it to the libraries listed below

• tacle / tacle-bench
  TACLe Benchmarks
  ☆53Updated last week
• Linaro / OpenCSD
  CoreSight trace stream decoder developed openly
  ☆173Updated last week
• embecosm / mibench
  The MiBench testsuite, extended for use in general embedded environments
  ☆106Updated 13 years ago
• embench / embench-iot
  The main Embench repository
  ☆292Updated last year
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆59Updated 3 months ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆77Updated 6 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 7 years ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆77Updated 2 weeks ago
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆47Updated 2 months ago
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆60Updated 11 months ago
• RISCV-on-Microsemi-FPGA / FreeRTOS
  FreeRTOS for RISC-V
  ☆27Updated 6 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆86Updated last year
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆46Updated last month
• agra-uni-bremen / riscv-freertos
  FreeRTOS port for the RISC-V Virtual Prototype
  ☆14Updated 4 years ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆53Updated 10 months ago
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆125Updated 2 years ago
• UoS-EEC / fused
  Fused: Full-System Simulation of Energy-Driven Computers
  ☆16Updated 3 years ago
• polarfire-soc / meta-polarfire-soc-yocto-bsp
  This repository is no longer maintained and will be archived, please see https://github.com/linux4microchip/meta-mchp
  ☆58Updated 3 months ago
• nxt4hll / roccc-2.0
  ☆24Updated 10 years ago
• fractalclone / zephyr-riscv
  Zephyr port to riscv architecture
  ☆23Updated 8 years ago
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆26Updated 2 years ago
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 4 years ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆28Updated 3 years ago
• tum-ei-eda / etiss
  Extendable Translating Instruction Set Simulator
  ☆38Updated this week
• intel / device-modeling-language
  ☆104Updated 2 weeks ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆44Updated 4 years ago
• ARM-software / coresight-wire-protocol
  Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.
  ☆28Updated 3 months ago
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆39Updated 2 months ago
• byuccl / coast
  Compiler Assisted Software Fault Tolerance
  ☆24Updated 5 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆114Updated this week