A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions
☆71Mar 30, 2023Updated 2 years ago
Alternatives and similar repositories for beebs
Users that are interested in beebs are comparing it to the libraries listed below
Sorting:
- The main Embench repository☆307Feb 13, 2026Updated 2 weeks ago
- rv8 benchmark suite☆23Jul 30, 2020Updated 5 years ago
- Cycle-accurate ARMv6-M simulator☆16Feb 9, 2018Updated 8 years ago
- Prototype system for the paper "OAT: Attesting Operation Integrity of Embedded Devices"(Oakland'20)☆16Nov 10, 2020Updated 5 years ago
- ☆21Jun 23, 2024Updated last year
- ☆14Oct 2, 2023Updated 2 years ago
- AMD Software Development Kit 2.5 Sources☆10Feb 29, 2016Updated 10 years ago
- Summer School Week 1 & 2 repo☆11Jul 1, 2022Updated 3 years ago
- Securing Embedded Systems with Return Address Integrity☆15Aug 19, 2024Updated last year
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated last month
- CPUs☆16Dec 21, 2020Updated 5 years ago
- ☆12Jun 14, 2021Updated 4 years ago
- ☆16Feb 6, 2026Updated 3 weeks ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- CATCH 1.0, Initial full release of CATCH cost model.☆16Jul 22, 2025Updated 7 months ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Jul 5, 2017Updated 8 years ago
- ☆37Jun 19, 2019Updated 6 years ago
- The MiBench testsuite, extended for use in general embedded environments☆114Nov 2, 2012Updated 13 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 21, 2026Updated last week
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Source code form the Parallella Chronicles Blog☆15Jul 25, 2015Updated 10 years ago
- ☆22Jan 16, 2018Updated 8 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162May 1, 2022Updated 3 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- MiBench ported for IoT devices☆19Jun 9, 2025Updated 8 months ago
- Control a MIPI Camera over I2C☆22Jun 21, 2020Updated 5 years ago
- Experimental GMSL2 serializer board compatible with Antmicro MIPI CSI video accessories☆20Mar 21, 2025Updated 11 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- I2S digital audio library for Teensy3☆38Jul 10, 2013Updated 12 years ago
- The server part of the SafeKeeper project.☆18Jul 12, 2018Updated 7 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- SHERLOC: Secure and Holistic Control-Flow Violation Detection on Embedded Systems☆17Feb 21, 2024Updated 2 years ago
- ☆21Sep 7, 2022Updated 3 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Tutorial Material from the SST Team☆25Aug 5, 2025Updated 6 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- EEMBC's Machine-Learning Inference Benchmark targeted at edge devices.☆52Apr 25, 2022Updated 3 years ago