szeged / csibe
CSiBE
☆34Updated 3 years ago
Alternatives and similar repositories for csibe:
Users that are interested in csibe are comparing it to the libraries listed below
- Updated C version of the Test Suite for Vectorising Compilers☆58Updated last year
- Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code☆28Updated 6 years ago
- ☆179Updated last week
- RV: A Unified Region Vectorizer for LLVM☆107Updated 2 months ago
- CERE: Codelet Extractor and REplayer☆40Updated last year
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆124Updated 4 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆109Updated last year
- A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.☆50Updated last year
- Develop toolchain based on llvm to for Cpu0 processor☆45Updated last year
- Arm C Language Extensions (ACLE)☆103Updated 2 weeks ago
- The Herd toolsuite to deal with .cat memory models (version 7.xx)☆244Updated this week
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- Documentation of the RISC-V C API☆76Updated last month
- Valgrind with support for the RISCV64/Linux platform.☆63Updated 8 months ago
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆48Updated 2 months ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆149Updated last week
- Multi2Sim source code☆127Updated 6 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆115Updated 5 years ago
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 8 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆110Updated 3 weeks ago
- open64 compiler☆83Updated last year
- PTLsim and QEMU based Computer Architecture Research Simulator☆128Updated 3 years ago
- ☆107Updated 3 years ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- ☆150Updated last year
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Updated 4 months ago
- The CLooG Code Generator in the Polyhedral Model☆46Updated last year
- A collection of benchmarks and tests for the Patmos processor and compiler☆17Updated 4 months ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago