szeged / csibe
CSiBE
☆33Updated 2 years ago
Alternatives and similar repositories for csibe:
Users that are interested in csibe are comparing it to the libraries listed below
- Updated C version of the Test Suite for Vectorising Compilers☆56Updated 11 months ago
- Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code☆27Updated 6 years ago
- Develop toolchain based on llvm to for Cpu0 processor☆45Updated last year
- RV: A Unified Region Vectorizer for LLVM☆107Updated 2 weeks ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- Interprocedural Basic Block Code Layout Optimization☆18Updated 6 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆124Updated 4 years ago
- ☆169Updated this week
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 8 years ago
- Tutorial for LLVM Dev Conference 2019.☆14Updated 5 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated last month
- The Herd toolsuite to deal with .cat memory models (version 7.xx)☆237Updated this week
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆40Updated 3 weeks ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- ☆59Updated 4 months ago
- SiFive's LLVM working tree☆85Updated 6 months ago
- The Splash-3 benchmark suite☆42Updated last year
- rv8 benchmark suite☆18Updated 4 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆81Updated last year
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Updated 2 years ago
- Codeplay's tutorial LLVM LEG backend - as presented at the 2014 LLVM Developers' Meeting in San Jose.☆42Updated 10 years ago
- ☆107Updated 3 years ago
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Updated last year
- ROB size testing utility☆142Updated 3 years ago
- open64 compiler☆83Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆102Updated last week
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- NOELLE Offers Empowering LLVM Extensions☆77Updated 2 weeks ago
- PARSEC 3.0 benchmark suite☆10Updated 6 years ago
- The CLooG Code Generator in the Polyhedral Model☆43Updated last year