embecosm / mibench
The MiBench testsuite, extended for use in general embedded environments
☆93Updated 12 years ago
Alternatives and similar repositories for mibench:
Users that are interested in mibench are comparing it to the libraries listed below
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆114Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- ☆32Updated 5 years ago
- ☆17Updated 4 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆51Updated 4 years ago
- ☆91Updated last year
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated 9 months ago
- A heterogeneous architecture timing model simulator.☆154Updated 4 months ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆82Updated 8 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- Extremely Simple Microbenchmarks☆33Updated 6 years ago
- The official repository for the gem5 resources sources.☆67Updated 2 weeks ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- gem5 configuration for intel's skylake micro-architecture☆47Updated 3 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆76Updated last year
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆86Updated 8 years ago
- gem5 Tips & Tricks☆68Updated 5 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆18Updated 3 years ago
- The Sniper Multi-Core Simulator☆126Updated 6 months ago
- ILA Model Database☆22Updated 4 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆105Updated 2 years ago
- CGRA Compilation Framework☆83Updated last year
- ☆35Updated 4 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- ☆14Updated 3 years ago