The MiBench testsuite, extended for use in general embedded environments
☆115Nov 2, 2012Updated 13 years ago
Alternatives and similar repositories for mibench
Users that are interested in mibench are comparing it to the libraries listed below
Sorting:
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated last year
- The MiBench testsuite, extended for use in general embedded environments☆13Oct 20, 2018Updated 7 years ago
- MiBench ported for IoT devices☆19Jun 9, 2025Updated 9 months ago
- PARSEC 3.0 benchmark suite☆13May 12, 2018Updated 7 years ago
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆71Mar 30, 2023Updated 2 years ago
- ☆14Oct 30, 2024Updated last year
- Nebula: Deep Neural Network Benchmarks in C++☆13Jan 2, 2025Updated last year
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 5 months ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- hvisor tool for root linux, includes CLI, Virtio daemon and hvisor kernel module☆14Mar 11, 2026Updated last week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- ☆26Jul 19, 2022Updated 3 years ago
- ☆15Jun 1, 2019Updated 6 years ago
- SPLASH2 Benchmark☆28Mar 4, 2014Updated 12 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- LLVM trunk with poolalloc trunk modified to compile only DSA☆12Jul 9, 2015Updated 10 years ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆59Nov 30, 2023Updated 2 years ago
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆42Dec 11, 2022Updated 3 years ago
- An integrated CGRA design framework☆91Mar 18, 2025Updated last year
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Mar 11, 2026Updated last week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- Artifact for Direct Memory Translation for Virtualized Clouds [ASPLOS '24]☆15Feb 20, 2024Updated 2 years ago
- OpenCL extension for csmith.☆27Nov 27, 2025Updated 3 months ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 6 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Updated this week
- RISC-V Security Model☆34Mar 12, 2026Updated last week
- RISC-V Integrated Matrix Development Repository☆21Mar 13, 2026Updated last week
- A toy implementation about Program Dependence Graph using LLVM☆13Sep 27, 2023Updated 2 years ago
- This is the main repo for Penglai.☆74Oct 12, 2023Updated 2 years ago
- All my math notes will be posted here.☆22Jul 14, 2019Updated 6 years ago
- Rocket Chip Generator☆13Jul 31, 2021Updated 4 years ago
- Mutation testing for Rust☆13Jun 20, 2016Updated 9 years ago
- A collection of command-line tools based on Dyninst☆18Jun 3, 2021Updated 4 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- Implementation of LeNet-5 with keras☆10Aug 7, 2018Updated 7 years ago
- Experimental MLIR based points-to analysis tool☆17Jan 21, 2026Updated last month
- Automatic Parallelism Using LLVM☆10Aug 2, 2014Updated 11 years ago
- ☆33Apr 8, 2020Updated 5 years ago