embecosm / mibenchLinks
The MiBench testsuite, extended for use in general embedded environments
☆100Updated 12 years ago
Alternatives and similar repositories for mibench
Users that are interested in mibench are comparing it to the libraries listed below
Sorting:
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 2 months ago
- ☆33Updated 5 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- ☆17Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆53Updated 4 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- gem5 configuration for intel's skylake micro-architecture☆51Updated 3 years ago
- A heterogeneous architecture timing model simulator.☆165Updated 8 months ago
- The official repository for the gem5 resources sources.☆73Updated last month
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated last year
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆78Updated last year
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆107Updated 9 years ago
- ☆35Updated 4 years ago
- RiVEC Bencmark Suite☆120Updated 9 months ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆109Updated 3 years ago
- CleanupSpec (MICRO-2019)☆16Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- Documentation for RISC-V Spike☆102Updated 6 years ago
- ESESC: A Fast Multicore Simulator☆138Updated 3 years ago
- Extremely Simple Microbenchmarks☆34Updated 7 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆137Updated 2 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆278Updated 4 years ago
- The Sniper Multi-Core Simulator☆144Updated 9 months ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- The Splash-3 benchmark suite☆44Updated 2 years ago