Alternatives and similar repositories for riscv-formal

Users that are interested in riscv-formal are comparing it to the libraries listed below

• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆168Updated this week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆195Updated last year
• BSVLang / Main
  Main page
  ☆126Updated 5 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆204Updated 4 months ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆178Updated 2 months ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆154Updated 8 months ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆115Updated 3 years ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆159Updated 5 years ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆229Updated 8 months ago
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆113Updated this week
• ucsc-vama / essent
  high-performance RTL simulator
  ☆168Updated last year
• riscv-ovpsim / imperas-riscv-tests
  ☆182Updated last year
• SpinalHDL / NaxRiscv
  ☆293Updated 3 weeks ago
• rsnikhil / Bluespec_BSV_Tutorial
  Bluespec BSV HLHDL tutorial
  ☆107Updated 9 years ago
• chipsalliance / uvm-verilator
  ☆97Updated last year
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆109Updated 2 months ago
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆108Updated 4 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆117Updated 3 weeks ago
• pulp-platform / iDMA
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆171Updated 2 weeks ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆81Updated 3 weeks ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆146Updated last week
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆180Updated 8 months ago
• subbdue / systemverilog.io
  Code used in
  ☆193Updated 8 years ago
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆158Updated last month
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆102Updated 2 months ago
• bsc-loca / sargantana
  ☆105Updated 2 months ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆145Updated 2 months ago
• agra-uni-bremen / riscv-vp
  RISC-V Virtual Prototype
  ☆172Updated 7 months ago
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆81Updated last year
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆263Updated last month