zeeshanrafique23 / RV32I-Logisim
RV32I single cycle simulation on open-source software Logisim.
☆17Updated 2 years ago
Alternatives and similar repositories for RV32I-Logisim:
Users that are interested in RV32I-Logisim are comparing it to the libraries listed below
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated 10 months ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆10Updated 4 years ago
- ☆32Updated 2 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆20Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆28Updated last year
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- M-extension for RISC-V cores.☆23Updated last month
- Wishbone interconnect utilities☆38Updated 7 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆28Updated 3 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- A SoC for DOOM☆16Updated 3 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆15Updated last year
- A small and simple rv32i core written in Verilog☆13Updated 2 years ago
- VGA-compatible text mode functionality☆15Updated 4 years ago
- Master-thesis-final☆18Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- A design for TinyTapeout☆15Updated 2 years ago
- Tools for FPGA development.☆44Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 9 months ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago