zeeshanrafique23 / RV32I-LogisimView external linksLinks
RV32I single cycle simulation on open-source software Logisim.
☆21Oct 8, 2022Updated 3 years ago
Alternatives and similar repositories for RV32I-Logisim
Users that are interested in RV32I-Logisim are comparing it to the libraries listed below
Sorting:
- M-extension for RISC-V cores.☆32Nov 21, 2024Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- ADPCM decoder compatible with OKI 6295☆14Jan 6, 2025Updated last year
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- ☆12Dec 30, 2018Updated 7 years ago
- Implement a tiny USB CDROM on STM32 (Bluepill board) with a small SPI flash chip (AT45DB041B).☆19Oct 1, 2019Updated 6 years ago
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 2 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆17Nov 4, 2017Updated 8 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Jun 6, 2021Updated 4 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- An in-development lookatme extension that uses ueberzug and urwid_ueberzogen to add image rendering support☆16Oct 2, 2022Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- Simulator (more accurately: an assembler and an emulator) for Xilinx PicoBlaze, runnable in a browser. That is my Bachelor thesis.☆31Updated this week
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆23Oct 10, 2022Updated 3 years ago
- ☆12May 21, 2024Updated last year
- PCXT port for MiSTer by spark2k06.☆59Jan 23, 2026Updated 3 weeks ago
- RISC V core implementation using Verilog.☆29Mar 27, 2021Updated 4 years ago
- Informations and Example code to control the GICISKY / PICKSMART E-Paper Shelf Labels☆31Apr 25, 2024Updated last year
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- ☆25Aug 1, 2021Updated 4 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- example code for the logi-boards from pong chu HDL book☆30Sep 4, 2015Updated 10 years ago
- Submission template for TT02☆25Feb 2, 2023Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Oct 31, 2021Updated 4 years ago
- FPGA Camera Parallel & MIPI Verilog☆29Nov 15, 2025Updated 3 months ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 4 years ago
- ☆29May 6, 2024Updated last year
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Balthazar's case and the design. Updates regularly as we progress.☆12Oct 22, 2024Updated last year
- A tool to generate FreeDSP Aurora plugins from SigmaStudio Exports, written in Perl.☆10Jul 28, 2020Updated 5 years ago
- A Python tool for parsing and exporting 'aws-nuke' output logs into structured JSON or CSV formats.☆10Jun 7, 2024Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- An advanced FPGA-based ram expansion module for C64/C128☆34Oct 1, 2022Updated 3 years ago