RV32I single cycle simulation on open-source software Logisim.
☆23Oct 8, 2022Updated 3 years ago
Alternatives and similar repositories for RV32I-Logisim
Users that are interested in RV32I-Logisim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- ☆21Jun 2, 2017Updated 8 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆29Oct 31, 2021Updated 4 years ago
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆12Aug 17, 2021Updated 4 years ago
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 4 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated 2 months ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 3 years ago
- example code for the logi-boards from pong chu HDL book☆30Sep 4, 2015Updated 10 years ago
- A toy c compiler written in python☆12Jan 9, 2024Updated 2 years ago
- ☆12Dec 30, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ADPCM decoder compatible with OKI 6295☆15Jan 6, 2025Updated last year
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Speech Emotion Recognition using Deep Learning☆13May 24, 2021Updated 5 years ago
- FeelApp API documentation☆10Jul 26, 2021Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Simple SDRAM Controller for DE10-Lite.☆14Jan 20, 2019Updated 7 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Extensive study and research on Udacity Self-driving Car Challenge 2☆10Dec 11, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆96Jan 5, 2025Updated last year
- A Python bytecode compiler written in Python. Based on a fork of https//github.com/pfalcon/python-compiler☆17Jan 28, 2021Updated 5 years ago
- ☆25Aug 1, 2021Updated 4 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- ☆14Apr 11, 2018Updated 8 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆18Sep 6, 2013Updated 12 years ago
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆18Nov 4, 2017Updated 8 years ago
- Gameduino 2/3/3X asset converter☆13Oct 7, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Tang Nano 9K top level module for vectrex☆14Dec 18, 2022Updated 3 years ago
- tool to convert image to NES graphics☆16Jul 30, 2023Updated 2 years ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- RISC V core implementation using Verilog.☆30Mar 27, 2021Updated 5 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- a visual novel engine in C for the NES☆23Sep 25, 2021Updated 4 years ago
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago