freecores / sgmii
SGMII
☆12Updated 10 years ago
Alternatives and similar repositories for sgmii:
Users that are interested in sgmii are comparing it to the libraries listed below
- Generic AXI master stub☆19Updated 10 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Pipelined FFT/IFFT 64 points processor☆12Updated 10 years ago
- Open FPGA Modules☆23Updated 6 months ago
- ☆18Updated 8 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 2 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆20Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- UART models for cocotb☆27Updated 2 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 4 months ago
- Common SystemVerilog RTL modules for RgGen☆12Updated 2 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 weeks ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated 11 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆13Updated 6 years ago
- ☆38Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago