freecores / sgmiiLinks
SGMII
☆12Updated 11 years ago
Alternatives and similar repositories for sgmii
Users that are interested in sgmii are comparing it to the libraries listed below
Sorting:
- A simple DDR3 memory controller☆57Updated 2 years ago
- Pipelined FFT/IFFT 64 points processor☆12Updated 11 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- Wishbone SATA Controller☆19Updated last month
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆31Updated 7 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 7 months ago
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago
- ☆39Updated last year
- UART models for cocotb☆29Updated 2 years ago
- Generic AXI master stub☆19Updated 11 years ago
- 1G eth UDP / IP Stack☆9Updated 11 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Platform Level Interrupt Controller☆41Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- Open FPGA Modules☆24Updated 9 months ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 5 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Hardware Division Units☆10Updated 11 years ago
- SystemVerilog FSM generator☆32Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago