Alternatives and similar repositories for sca_pll

Users that are interested in sca_pll are comparing it to the libraries listed below

• Doulos / SystemC-Engine
  Explore the behavior SystemC kernel event-driven simulator (aka "the engine")
  ☆11Updated last year
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆28Updated 3 years ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆39Updated last week
• fvutils / py-hpi
  Python/Simulator integration using procedure calls
  ☆10Updated 5 years ago
• trusster / trusster
  Hardware Verification library for C++, SystemC and SystemVerilog
  ☆30Updated 12 years ago
• sgherbst / anasymod
  A framework for FPGA emulation of mixed-signal systems
  ☆37Updated 4 years ago
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆22Updated 2 years ago
• accellera-official / PySysC
  Public repository for PySysC, (From SC Common Practices Subgroup)
  ☆54Updated last year
• tmeissner / libvhdl
  Library of reusable VHDL components
  ☆28Updated last year
• Risto97 / systemc_uvm_verilator
  ☆13Updated 3 years ago
• bogdanvuk / sydpy
  System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to Sys…
  ☆12Updated 9 years ago
• matthiasschweikart / HDL-FSM-Editor
  A tool for modeling FSMs by VHDL or Verilog
  ☆11Updated this week
• chipsalliance / f4pga-sdf-timing
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆30Updated last year
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆25Updated 3 months ago
• ganeshgore / spydrnet-physical
  This is a SpyDrNet Plugin for a physical design related transformations
  ☆16Updated 4 months ago
• PyHDI / ipgen
  IP-core package generator for AXI4/Avalon
  ☆22Updated 6 years ago
• tudortimi / ipxact
  IP-XACT XML binding library
  ☆16Updated 9 years ago
• SpinalHDL / CocotbLib
  ☆18Updated 3 months ago
• m-kru / fsva
  FuseSoc Verification Automation
  ☆22Updated 3 years ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆23Updated 5 months ago
• hichem / I2C
  SystemC Design of a Master/Slave I2C Bus
  ☆18Updated 10 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• freecores / sc2v
  SystemC to Verilog Synthesizable Subset Translator
  ☆11Updated 2 years ago
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆20Updated 2 weeks ago
• jck / uhdl
  Utilities for MyHDL
  ☆19Updated last year
• andreasWallner / spinalStuff
  ☆15Updated 10 months ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆56Updated this week
• chiggs / oc_jpegencode
  Fork of OpenCores jpegencode with Cocotb testbench
  ☆47Updated 10 years ago
• Nic30 / hwtLib
  hardware library for hwt (= ipcore repo)
  ☆43Updated last month
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆23Updated 5 years ago