Alternatives and similar repositories for sca_pll

Users that are interested in sca_pll are comparing it to the libraries listed below

• Doulos / SystemC-Engine
  Explore the behavior SystemC kernel event-driven simulator (aka "the engine")
  ☆11Updated last year
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆29Updated 3 years ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆30Updated 5 months ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆40Updated last month
• hichem / I2C
  SystemC Design of a Master/Slave I2C Bus
  ☆18Updated 10 years ago
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆22Updated 2 years ago
• Risto97 / systemc_uvm_verilator
  ☆13Updated 3 years ago
• sgherbst / anasymod
  A framework for FPGA emulation of mixed-signal systems
  ☆38Updated 4 years ago
• PyHDI / ipgen
  IP-core package generator for AXI4/Avalon
  ☆22Updated 7 years ago
• jck / uhdl
  Utilities for MyHDL
  ☆19Updated 2 years ago
• ganeshgore / spydrnet-physical
  This is a SpyDrNet Plugin for a physical design related transformations
  ☆16Updated 6 months ago
• fvutils / py-hpi
  Python/Simulator integration using procedure calls
  ☆10Updated 5 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆47Updated last year
• TILhub / AMBA-3-AHB-Lite-Protocol
  This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol
  ☆13Updated 7 years ago
• chiggs / oc_jpegencode
  Fork of OpenCores jpegencode with Cocotb testbench
  ☆46Updated 10 years ago
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆23Updated 5 years ago
• trusster / trusster
  Hardware Verification library for C++, SystemC and SystemVerilog
  ☆30Updated 13 years ago
• accellera-official / PySysC
  Public repository for PySysC, (From SC Common Practices Subgroup)
  ☆54Updated last year
• Risto97 / VeriSC
  SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions
  ☆21Updated last year
• SymbiFlow / sphinx-verilog-domain
  Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.
  ☆26Updated 4 years ago
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆31Updated last week
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆21Updated last month
• antmicro / verilator-uvm-example
  Example of how to use UVM with Verilator
  ☆28Updated 2 weeks ago
• freecores / sc2v
  SystemC to Verilog Synthesizable Subset Translator
  ☆12Updated 2 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆19Updated last year
• matthiasschweikart / HDL-FSM-Editor
  A tool for modeling FSMs by VHDL or Verilog
  ☆11Updated 2 weeks ago
• ezchi / uvm-systemc
  My local copy of UVM-SystemC
  ☆14Updated last year
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 4 months ago
• m-kru / fsva
  FuseSoc Verification Automation
  ☆22Updated 3 years ago