HDLMake / hdl-makeLinks
Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)
☆16Updated 3 years ago
Alternatives and similar repositories for hdl-make
Users that are interested in hdl-make are comparing it to the libraries listed below
Sorting:
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆44Updated 8 months ago
- CMake based hardware build system☆23Updated 2 weeks ago
- ☆36Updated 2 years ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- SystemC Common Practices (SCP)☆28Updated 6 months ago
- A simple dot file / graph generator for Verilog syntax trees.☆22Updated 8 years ago
- Library of open source Process Design Kits (PDKs)☆42Updated this week
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Public repository for PySysC, (From SC Common Practices Subgroup)☆52Updated last year
- ☆33Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Platform Level Interrupt Controller☆40Updated last year
- SystemVerilog FSM generator☆32Updated last year
- The specification for the FIRRTL language☆56Updated this week
- A Verilog Synthesis Regression Test☆37Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Collection of test cases for Yosys☆18Updated 3 years ago
- ☆31Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- ☆21Updated this week
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆45Updated last month
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆20Updated 6 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago