Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)
☆18Aug 16, 2021Updated 4 years ago
Alternatives and similar repositories for hdl-make
Users that are interested in hdl-make are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation relevant to the available repositories on RISCV-on-Microsemi-FPGA☆14Nov 21, 2018Updated 7 years ago
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 3 years ago
- Examples for using pyuvm☆21Jun 5, 2024Updated last year
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated last month
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- A proof-of-concept rec.ustc.edu.cn client☆15Dec 25, 2023Updated 2 years ago
- CPUs☆16Dec 21, 2020Updated 5 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- A VHDL parser for syntax highlighting.☆21Mar 15, 2026Updated last week
- Source for openrisc.io☆13Jun 29, 2025Updated 8 months ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- ☆18Jul 3, 2025Updated 8 months ago
- 🧪 Experiments in calling Zig code from MoonBit (via C ABI bridge initially), aiming for direct interop.☆12Apr 7, 2025Updated 11 months ago
- ☆20Aug 8, 2023Updated 2 years ago
- A ratatui based vertical and horizontal slider.☆39Mar 11, 2026Updated last week
- Yamaha DX7 synthesizer with JAX☆18Jan 23, 2026Updated 2 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- This repository contains sample code integrating Renode with Verilator☆26May 27, 2025Updated 9 months ago
- VUnit GitHub action☆19May 23, 2021Updated 4 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 10 months ago
- datasheet generator☆30Jul 18, 2025Updated 8 months ago
- A timegrapher for quartz watch using a standard soundcard and microphone☆17Dec 27, 2025Updated 2 months ago
- The Faust Online Documentation☆12Updated this week
- Control and status register code generator toolchain☆181Feb 27, 2026Updated 3 weeks ago
- Ubuntu 20.04 Desktop for Ultra96/Ultra96-V2☆11Nov 27, 2021Updated 4 years ago
- Standby mode on WT32 boards.☆15Oct 10, 2023Updated 2 years ago
- SystemRDL 2.0 language compiler front-end☆275Mar 8, 2026Updated 2 weeks ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆11Nov 2, 2020Updated 5 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 10 years ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Mar 27, 2025Updated 11 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆62Mar 6, 2026Updated 2 weeks ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 6 months ago
- snickerdoodle Linux☆18Sep 10, 2018Updated 7 years ago
- An open-source HDL register code generator fast enough to run in real time.☆84Updated this week
- A user-space example program to comunicate using spidev on Linux☆15Apr 24, 2023Updated 2 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago