Log file scanner used with EDA tools to classify errors and warnings
☆12Nov 14, 2022Updated 3 years ago
Alternatives and similar repositories for logscan
Users that are interested in logscan are comparing it to the libraries listed below
Sorting:
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 8 months ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- ☆11May 31, 2016Updated 9 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A Value Change Dump (VCD) file parser and analyzer☆24Aug 27, 2020Updated 5 years ago
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 3 months ago
- ☆12Aug 12, 2022Updated 3 years ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆34Jul 27, 2024Updated last year
- Code for the second edition of Advanced UVM.☆32Jan 28, 2017Updated 9 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- ☆11Apr 25, 2020Updated 5 years ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Oct 22, 2024Updated last year
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Reading a SMA SunnyBoy solar inverter with an esp8266 or esp32☆11Feb 9, 2024Updated 2 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 19, 2026Updated last week
- Electro - easy commutation schematic editor written in Python + Qt (PyQt)☆14Mar 10, 2020Updated 5 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- ☆10Oct 20, 2021Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- JSON-Serializable IPython Traitlets☆13Apr 7, 2023Updated 2 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- C++ library for parsing, creating and manipulating Intel Hex files☆12Aug 5, 2024Updated last year
- Tkinter Rapid Application Development (RAD) library - Tkinter XML widget building☆10Oct 1, 2020Updated 5 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- python library for trading strategies & analyzing☆11Jan 22, 2019Updated 7 years ago
- Ox is a simple compiler of compilers based on PLY☆13Sep 4, 2019Updated 6 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 9 years ago