Log file scanner used with EDA tools to classify errors and warnings
☆12Nov 14, 2022Updated 3 years ago
Alternatives and similar repositories for logscan
Users that are interested in logscan are comparing it to the libraries listed below
Sorting:
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- ☆12Aug 12, 2022Updated 3 years ago
- Batch renames files from anime notation to TV series notation.☆14Mar 12, 2021Updated 5 years ago
- EDA Analytics Central☆17Dec 8, 2022Updated 3 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- ☆10Oct 20, 2021Updated 4 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- A running collection of resources for people who want to get started in machine learning and data science☆18Dec 22, 2016Updated 9 years ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆11Oct 24, 2023Updated 2 years ago
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆14Jun 6, 2016Updated 9 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆22Mar 13, 2026Updated last week
- Kanban Board for Microsoft Outlook Tasks☆21Jan 12, 2024Updated 2 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 9 months ago
- A runtime DSL parser generator for python.☆18May 17, 2016Updated 9 years ago
- A Value Change Dump (VCD) file parser and analyzer☆24Aug 27, 2020Updated 5 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Heterogeneous Programming☆18Apr 24, 2023Updated 2 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 4 months ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- ☆11Apr 25, 2020Updated 5 years ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆16Jan 4, 2020Updated 6 years ago
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- 🚀 LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.☆14Jul 12, 2025Updated 8 months ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Identify sources of winter air pollution in Bangkok☆23Feb 10, 2020Updated 6 years ago
- Classes and command-line utilities for interacting with BibTeX style databases☆17Nov 12, 2023Updated 2 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Oct 22, 2024Updated last year
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆34Jul 27, 2024Updated last year