Constrained random stimuli generation for C++ and SystemC
☆54Nov 29, 2023Updated 2 years ago
Alternatives and similar repositories for crave
Users that are interested in crave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆20Aug 26, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆57Aug 1, 2026Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆148Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆91Apr 13, 2026Updated 5 months ago
- use pivpi to drive testbench event☆21Jul 21, 2016Updated 10 years ago
- Code for the second edition of Advanced UVM.☆33Jan 28, 2017Updated 9 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- ☆12Updated this week
- svlib from http://www.verilab.com/resources/svlib/☆28Jun 2, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 3 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- RISC-V Virtual Prototype☆49Oct 1, 2021Updated 4 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- ☆12Jun 11, 2018Updated 8 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆319Aug 31, 2026Updated 2 weeks ago
- ☆225Aug 16, 2026Updated last month
- QEMU libsystemctlm-soc co-simulation demos.☆173Jun 25, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- YAMM package repository☆34Mar 20, 2023Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Sep 5, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆394Updated this week
- A modeling library with virtual components for SystemC and TLM simulators☆203Updated this week
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Aug 31, 2026Updated 2 weeks ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 2 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Aug 25, 2026Updated 3 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆307Jun 26, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 7 months ago
- SystemC Reference Implementation☆691Sep 8, 2026Updated last week
- RISC-V SystemC-TLM simulator☆361Feb 20, 2026Updated 6 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 4 years ago
- Test dashboard for verification features in Verilator☆35Updated this week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆291Nov 25, 2019Updated 6 years ago