agra-uni-bremen / craveLinks
Constrained random stimuli generation for C++ and SystemC
☆52Updated last year
Alternatives and similar repositories for crave
Users that are interested in crave are comparing it to the libraries listed below
Sorting:
- A header only C++11 library for functional coverage☆36Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated 3 weeks ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 3 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆62Updated 6 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆26Updated 5 months ago
- use pivpi to drive testbench event☆21Updated 9 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated last week
- ideas and eda software for vlsi design☆50Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆37Updated last month
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- Running Python code in SystemVerilog☆70Updated 2 months ago
- ☆31Updated last year
- Code snippets from articles published on www.amiq.com/consulting/blog☆36Updated last year
- ☆40Updated 10 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆71Updated 3 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Updated 9 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆56Updated last month
- ☆97Updated last year
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆63Updated this week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆45Updated 4 years ago
- ☆41Updated 7 years ago
- Python interface for cross-calling with HDL☆34Updated last week
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Making cocotb testbenches that bit easier☆34Updated 3 weeks ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆110Updated this week
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆97Updated 3 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆115Updated last year