agra-uni-bremen / craveLinks
Constrained random stimuli generation for C++ and SystemC
☆50Updated last year
Alternatives and similar repositories for crave
Users that are interested in crave are comparing it to the libraries listed below
Sorting:
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- A header only C++11 library for functional coverage☆36Updated 2 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 4 months ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆45Updated last month
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆64Updated 2 weeks ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆60Updated 3 years ago
- ☆31Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- ideas and eda software for vlsi design☆50Updated last week
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆24Updated 3 months ago
- Running Python code in SystemVerilog☆69Updated this week
- Generate address space documentation HTML from compiled SystemRDL input☆53Updated last month
- Mirror of tachyon-da cvc Verilog simulator☆45Updated last year
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- ☆22Updated this week
- use pivpi to drive testbench event☆21Updated 8 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆78Updated 7 months ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆36Updated 11 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆35Updated last week
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated this week
- ☆95Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆68Updated 8 months ago
- SystemVerilog Linter based on pyslang☆30Updated last month
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Connecting SystemC with SystemVerilog☆41Updated 13 years ago
- Generate UVM register model from compiled SystemRDL input☆55Updated 9 months ago
- Doxygen with verilog support☆37Updated 6 years ago
- Making cocotb testbenches that bit easier☆29Updated 2 months ago