agra-uni-bremen / craveView external linksLinks
Constrained random stimuli generation for C++ and SystemC
☆53Nov 29, 2023Updated 2 years ago
Alternatives and similar repositories for crave
Users that are interested in crave are comparing it to the libraries listed below
Sorting:
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- use pivpi to drive testbench event☆21Jul 21, 2016Updated 9 years ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆52Jan 31, 2026Updated 2 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆138Feb 3, 2026Updated 2 weeks ago
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 13 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Oct 8, 2024Updated last year
- Code for the second edition of Advanced UVM.☆32Jan 28, 2017Updated 9 years ago
- ☆12Updated this week
- SystemVerilog RTL and UVM RAL model generators for RgGen☆16Jan 7, 2026Updated last month
- svlib from http://www.verilab.com/resources/svlib/☆24Jun 2, 2020Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆129Updated this week
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆29Updated this week
- QEMU libsystemctlm-soc co-simulation demos.☆159May 21, 2025Updated 8 months ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Jan 21, 2026Updated 3 weeks ago
- ☆209Mar 6, 2025Updated 11 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆179Updated this week
- gdb python scripts for SystemC design introspection and tracing☆32Mar 24, 2019Updated 6 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆268May 21, 2025Updated 8 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 6 months ago
- The UVM written in Python☆502Updated this week
- A generic class library in SystemVerilog☆87May 20, 2021Updated 4 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- SystemC Reference Implementation☆641Dec 2, 2025Updated 2 months ago
- Visual Simulation of Register Transfer Logic☆111Aug 20, 2025Updated 5 months ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆26Oct 6, 2021Updated 4 years ago