Constrained random stimuli generation for C++ and SystemC
☆54Nov 29, 2023Updated 2 years ago
Alternatives and similar repositories for crave
Users that are interested in crave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A header only C++11 library for functional coverage☆35Oct 7, 2026Updated 3 weeks ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Constrained RAndom Verification Enviroment (CRAVE)☆20Aug 26, 2026Updated 2 months ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- ☆13Aug 22, 2022Updated 4 years ago
- PLL Simulator in SystemC-AMS☆11Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆91Apr 13, 2026Updated 6 months ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆57Aug 1, 2026Updated 2 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆140Oct 22, 2026Updated last week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆30Jul 30, 2026Updated 2 months ago
- Code for the second edition of Advanced UVM.☆33Jan 28, 2017Updated 9 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Oct 14, 2026Updated 2 weeks ago
- use pivpi to drive testbench event☆21Jul 21, 2016Updated 10 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- ☆12Oct 14, 2026Updated 2 weeks ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆20Aug 13, 2018Updated 8 years ago
- Test dashboard for verification features in Verilator☆35Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DPI module for Ethernet-based interaction with Verilator simulations☆11Nov 1, 2012Updated 13 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆175Jun 25, 2026Updated 4 months ago
- svlib from http://www.verilab.com/resources/svlib/☆28Jun 2, 2020Updated 6 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated last month
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- SystemC/TLM-2.0 Co-simulation framework☆310Jun 26, 2026Updated 4 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆204Updated this week
- UVM-SystemC reference implementation☆23Oct 9, 2026Updated 2 weeks ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 4 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆292Nov 25, 2019Updated 6 years ago
- RISC-V Virtual Prototype☆49Oct 1, 2021Updated 5 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated last week
- ☆226Aug 16, 2026Updated 2 months ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year