hVHDL / hVHDL_fixed_pointLinks
VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and abc to dq transforms.
☆23Updated last month
Alternatives and similar repositories for hVHDL_fixed_point
Users that are interested in hVHDL_fixed_point are comparing it to the libraries listed below
Sorting:
- high level VHDL floating point library for synthesis in fpga☆18Updated this week
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Updated 10 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆42Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆76Updated this week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆25Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆36Updated 9 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 5 months ago
- Fabric generator and CAD tools graphical frontend☆17Updated 3 months ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated last week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 4 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Open FPGA Modules☆24Updated last year
- End-to-End Open-Source I2C GPIO Expander☆33Updated this week
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆71Updated last week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 6 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆53Updated this week
- ☆33Updated 2 years ago
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 9 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- Converts GDSII files to STL files.☆40Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- A compact, configurable RISC-V core☆12Updated 4 months ago
- A flexible and scalable development platform for modern FPGA projects.☆38Updated last month