VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and abc to dq transforms.
☆24Oct 29, 2025Updated 4 months ago
Alternatives and similar repositories for hVHDL_fixed_point
Users that are interested in hVHDL_fixed_point are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 3 months ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆17Nov 12, 2024Updated last year
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- ☆25Mar 17, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Sep 3, 2019Updated 6 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- STM32 Hiperface Encoder circuit and software☆11Nov 14, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A tube guitar amplifier power supply VHDL project☆17Nov 14, 2024Updated last year
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- An example of how you can fully integrate wasm into a webpage. No need for fetching or any of that jazz.☆15Nov 6, 2020Updated 5 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Absolute encoder VHDL core☆20Feb 3, 2017Updated 9 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆19Dec 14, 2022Updated 3 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆28Mar 18, 2026Updated last week
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 2 months ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆37Updated this week
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FOC in FPGA implementation using MATLAB Simulink VDH code generation☆16Jul 3, 2020Updated 5 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- Raspberry Pi Zero shield with the SX1255 RF transceiver chip☆39Mar 10, 2026Updated 2 weeks ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- OSVVM Documentation☆36Mar 1, 2026Updated 3 weeks ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago