hVHDL / hVHDL_fixed_pointLinks
VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and abc to dq transforms.
☆23Updated 3 months ago
Alternatives and similar repositories for hVHDL_fixed_point
Users that are interested in hVHDL_fixed_point are comparing it to the libraries listed below
Sorting:
- high level VHDL floating point library for synthesis in fpga☆18Updated last month
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Updated 5 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆114Updated last week
- SAR ADC on tiny tapeout☆45Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆82Updated this week
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- Interface definitions for VHDL-2019.☆34Updated 2 weeks ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆39Updated 11 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆56Updated this week
- Library of reusable VHDL components☆28Updated last year
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 10 months ago
- ☆30Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆33Updated 2 years ago
- A flexible and scalable development platform for modern FPGA projects.☆39Updated this week
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆51Updated last month
- SpiceBind – spice inside HDL simulator☆56Updated 7 months ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆74Updated 3 weeks ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- UART models for cocotb☆32Updated 4 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 11 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆87Updated 3 months ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆17Updated 5 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago