GHDL C extensions
☆11Feb 20, 2020Updated 6 years ago
Alternatives and similar repositories for ghdlex
Users that are interested in ghdlex are comparing it to the libraries listed below
Sorting:
- A linux'ish build system for System on Chip designs, based on GHDL☆12Dec 14, 2024Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated 2 weeks ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 10 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- ☆17Apr 20, 2023Updated 2 years ago
- ☆20May 5, 2020Updated 5 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆63Nov 7, 2025Updated 3 months ago
- Modern VSCode VHDL Support☆33Apr 10, 2022Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last week
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 2 weeks ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 6 months ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆41Jul 24, 2024Updated last year
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Notepad++ plugins - Open File In Solution (OFIS), Tortoise SVN, Solution Tools, SolutionHub and SolutionHub UI☆15Jun 1, 2022Updated 3 years ago
- Render waveforms inside VSCode with WaveDrom☆38Jan 12, 2026Updated last month
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 10 years ago
- VUnit and Cocotb Smashed Together☆15May 31, 2024Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Interactive Device Simulator☆12Jan 10, 2024Updated 2 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Jan 17, 2024Updated 2 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- Retro motherboard BIOS modifications released on TheRetroWeb☆14Nov 8, 2025Updated 3 months ago
- Creates a .SVG symbol from a VHDL entity. Colors and some other properties can be adjusted.☆12Jun 30, 2023Updated 2 years ago