Alternatives and similar repositories for ghdlex

Users that are interested in ghdlex are comparing it to the libraries listed below

• VHDL / Compliance-Tests
  Tests to evaluate the support of VHDL 2008 and VHDL 2019 features
  ☆32Updated 11 months ago
• bpadalino / vhdl-format
  VHDL String Formatting Library
  ☆26Updated last year
• wzab / agwb
  Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems
  ☆12Updated 4 months ago
• VHDL / news
  VHDL related news.
  ☆27Updated this week
• miree / gvi
  GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.
  ☆16Updated 8 months ago
• nobodywasishere / VHDLproc
  VHDLproc is a VHDL preprocessor
  ☆24Updated 3 years ago
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆60Updated 2 months ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆51Updated this week
• abs-tudelft / vhdeps
  VHDL dependency analyzer
  ☆24Updated 5 years ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 11 months ago
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆49Updated 3 years ago
• LarsAsplund / github-facts
  GitHub-based statistics highlighting interesting facts about the HDL industry
  ☆12Updated 2 years ago
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆42Updated last year
• VHDL / CoreLib
  A VHDL Core Library.
  ☆18Updated 8 years ago
• edaa-org / pyEDAA.UCIS
  Unified Coverage Interoperability Standard (UCIS)
  ☆13Updated last month
• edaa-org / pyEDAA.Reports
  Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.
  ☆14Updated 3 weeks ago
• VHDL / Interfaces
  Interface definitions for VHDL-2019.
  ☆34Updated last month
• VHDL / PoC
  IP Core Library - Published and maintained by the Open Source VHDL Group
  ☆46Updated last month
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆84Updated last year
• eine / hwd-ide
  ☆20Updated 5 years ago
• nobodywasishere / vhdlref
  A usable language reference for VHDL that is concise, direct, and easy to understand.
  ☆26Updated 3 months ago
• hdl / symbolator
  Generate symbols from HDL components/modules
  ☆22Updated 2 years ago
• m42uko / model-ghdl
  A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.
  ☆11Updated 7 years ago
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆31Updated 3 years ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆81Updated 3 weeks ago
• rftafas / stdcores
  Standard and Curated cores, tested and working.
  ☆11Updated 3 years ago
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆73Updated last year
• tmeissner / libvhdl
  Library of reusable VHDL components
  ☆28Updated last year
• CESNET / sphinx-vhdl
  ☆24Updated 9 months ago
• rggen / rggen-vhdl
  VHDL plugin for RgGen
  ☆13Updated 2 weeks ago