GHDL C extensions
☆11Feb 20, 2020Updated 6 years ago
Alternatives and similar repositories for ghdlex
Users that are interested in ghdlex are comparing it to the libraries listed below
Sorting:
- A linux'ish build system for System on Chip designs, based on GHDL☆12Dec 14, 2024Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated last week
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 11 months ago
- ☆17Apr 20, 2023Updated 2 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Running COBOL on the wild!? No OS required, works with multiboot☆11Jul 31, 2023Updated 2 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- ☆20May 5, 2020Updated 5 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- A sample application that shows how to use Gradle to compile and run C/C++ JNI code☆19Mar 28, 2023Updated 2 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 6 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆65Nov 7, 2025Updated 4 months ago
- Example of how to get started with olofk/fusesoc.☆19Jul 25, 2021Updated 4 years ago
- Retro motherboard BIOS modifications released on TheRetroWeb☆16Nov 8, 2025Updated 4 months ago
- Dockerized FPGA toolchain experiments☆29Feb 10, 2024Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last month
- Plex Meta-Data Agent for scene videos from multiple adult sites☆23Mar 6, 2024Updated 2 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆41Jul 24, 2024Updated last year
- Code generator for binary parsing☆20Feb 1, 2020Updated 6 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 4 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated last week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- A JSON library implemented in VHDL.☆83Feb 8, 2026Updated last month