Alternatives and similar repositories for jtaghal

Users that are interested in jtaghal are comparing it to the libraries listed below

• 360nosc0pe / fpga
  360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams
  ☆17Updated 6 years ago
• alexforencich / ftjrev
  JTAG reverse engineering software for FTDI compatible cables
  ☆53Updated 10 years ago
• smunaut / iua
  ice40 USB Analyzer
  ☆58Updated 4 years ago
• azonenberg / kicad-libraries
  My KiCAD libraries
  ☆18Updated last month
• jevinskie / litespih4x
  SPI flash MITM and emulation (QSPI is a WIP)
  ☆20Updated 3 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆55Updated 2 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 7 years ago
• ulixxe / usb_dfu
  Full Speed USB DFU interface for FPGA and ASIC designs
  ☆19Updated last year
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆41Updated 6 months ago
• mithro / displayport-hardware-hacking
  Open Source Hardware Designs for working with DisplayPort and intercepting AUX signals.
  ☆17Updated 5 years ago
• ultraembedded / usb_sniffer
  High Speed USB 2.0 capture device based on miniSpartan6+
  ☆59Updated 5 years ago
• h1kari / hpcore
  Hogge Phase EMFI Detector
  ☆15Updated 4 years ago
• whitequark / icefloorplan
  iCE40 floorplan viewer
  ☆24Updated 7 years ago
• lambdaconcept / litesdcard
  ☆25Updated 6 years ago
• Wren6991 / TwoWireDebug
  Yet Another Debug Transport
  ☆22Updated 3 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 6 years ago
• cyrozap / python-boundary-scan-tools
  Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.
  ☆17Updated 9 years ago
• peterbjornx / pladecode
  Tool for decoding mask programmed PLAs from die shots
  ☆22Updated 5 years ago
• tomverbeure / cisco-hwic-3g-cdma
  Reverse Engineering of the Cisco HWIC-3G-CDMA PCB
  ☆41Updated last year
• Disasm / hc245t-bypass
  ☆24Updated 4 years ago
• djn3m0 / debit
  Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx
  ☆84Updated 10 years ago
• mithro / kicad-length-matching-checks
  Couple of scripts which checks length matching of your KiCad design.
  ☆26Updated 8 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Updated last year
• GuzTech / shdl6800
  shdl6800: A 6800 processor written in SpinalHDL
  ☆26Updated 5 years ago
• gojimmypi / VerilogLanguageExtension
  Verilog Language Extension for Visual Studio
  ☆19Updated 4 years ago
• wd5gnr / verifla
  Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
  ☆33Updated 6 years ago
• blackmesalabs / sump2
  open-source logic analyzer for FPGAs
  ☆97Updated 6 years ago
• jevinskie / liteluna
  LiteX LUNA USB stack integration
  ☆14Updated 3 years ago
• ultraembedded / riscv_sbc
  A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
  ☆29Updated 5 years ago
• emard / esp32ecp5
  micropython ESP32 programmer/flasher for ECP5 JTAG
  ☆71Updated last month