PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities
☆147Mar 6, 2026Updated 2 months ago
Alternatives and similar repositories for pcievhost
Users that are interested in pcievhost are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆73Feb 12, 2026Updated 2 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆29Feb 2, 2026Updated 3 months ago
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated 3 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆105Jan 27, 2024Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆22Sep 26, 2025Updated 7 months ago
- A library for PCIe Transaction Layer☆62Apr 27, 2022Updated 4 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Verilog PCI express components☆1,591Apr 26, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆67Updated this week
- ☆10Oct 23, 2016Updated 9 years ago
- ☆12May 8, 2022Updated 3 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆108Jun 23, 2018Updated 7 years ago
- PCI Express controller model☆76Oct 5, 2022Updated 3 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- ☆18Aug 26, 2016Updated 9 years ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- ☆74Feb 11, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆65Apr 21, 2026Updated 2 weeks ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 11 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 months ago
- PCIe analyzer experiments☆68May 21, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆18Jun 2, 2025Updated 11 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆128Jul 22, 2021Updated 4 years ago
- PCI express simulation framework for Cocotb☆203Sep 8, 2025Updated 7 months ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- ☆49Nov 3, 2023Updated 2 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago