Alternatives and similar repositories for Parallella-Chronicles:

Users that are interested in Parallella-Chronicles are comparing it to the libraries listed below

• adapteva / epiphany-examples
  Simple examples showing how to program the Epiphany
  ☆84Updated 5 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆39Updated 9 years ago
• parallella / parallella-utils
  Library of various community contributed Parallella board admin scripts and programs
  ☆38Updated 8 years ago
• browndeer / coprthr
  The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)
  ☆94Updated 8 years ago
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆73Updated 5 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆54Updated 5 years ago
• adapteva / epiphany-gcc
  GCC for Epiphany
  ☆16Updated 6 years ago
• USArmyResearchLab / mpi-epiphany
  Threaded MPI examples for the Adapteva Epiphany architecture
  ☆34Updated 8 years ago
• peteasa / parallella
  START HERE! FPGA and Linux Development Combined
  ☆23Updated 8 years ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 7 years ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆58Updated 7 years ago
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆95Updated 6 years ago
• peteasa / parallella-yoctobuild
  A Simple to use build environment for parallella using yocto
  ☆13Updated 5 years ago
• adapteva / epiphany-sdk
  Epiphany SDK build scripts (start here!)
  ☆124Updated 5 years ago
• rbkettlewell / trollstigen-fpga
  Open source fpga project leveraging vtr CAD flow.
  ☆26Updated 2 years ago
• mesham / epython
  Python for the Epiphany co-processor
  ☆84Updated 4 years ago
• nxt4hll / roccc-2.0
  ☆26Updated 9 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• forflo / yodl
  A VHDL frontend for Yosys
  ☆102Updated 8 years ago
• jbush001 / NyuziToolchain
  Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture
  ☆63Updated 2 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• szellmann / burst
  A C++ template library for FPGAs on top of Xilinx Vivado HLS
  ☆14Updated 8 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• yanidubin / parallella-fpga-tutorials
  A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]
  ☆11Updated 10 years ago
• cfelton / rhea
  A collection of MyHDL cores and tools for complex digital circuit design
  ☆86Updated 6 years ago
• arrayfire / xilinx_demos
  OpenCL Demos for Xilinx FPGAs
  ☆31Updated 9 years ago
• laforest / Octavo
  Verilog FPGA Parts Library. Old Octavo soft-CPU project.
  ☆73Updated 5 years ago
• Kirill888 / parallella-fpga-dummy-io
  Sample minimal Vivado project for Parallella FPGA
  ☆42Updated 8 years ago