ATaylorCEngFIET / Parallella-Chronicles
Source code form the Parallella Chronicles Blog
☆15Updated 9 years ago
Alternatives and similar repositories for Parallella-Chronicles:
Users that are interested in Parallella-Chronicles are comparing it to the libraries listed below
- Library of various community contributed Parallella board admin scripts and programs☆38Updated 8 years ago
- OpenFPGA☆33Updated 6 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- GCC for Epiphany☆16Updated 5 years ago
- A Simple to use build environment for parallella using yocto☆13Updated 5 years ago
- Open Processor Architecture☆26Updated 8 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Updated 7 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- AXI MIPI CSI2 RX FPGA core and kernel driver☆9Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/x393☆38Updated last year
- Exploration of alternative hardware description languages☆28Updated 6 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Updated 5 years ago
- A Verilog Synthesis Regression Test☆35Updated 11 months ago
- Simple examples showing how to program the Epiphany☆84Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Support for zScale on Spartan6 FPGAs☆16Updated 9 years ago
- ☆23Updated 8 years ago
- Epiphany SDK build scripts (start here!)☆124Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆63Updated 2 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Yosys Plugins☆21Updated 5 years ago
- ☆10Updated 5 years ago