ATaylorCEngFIET / Parallella-ChroniclesLinks
Source code form the Parallella Chronicles Blog
☆15Updated 9 years ago
Alternatives and similar repositories for Parallella-Chronicles
Users that are interested in Parallella-Chronicles are comparing it to the libraries listed below
Sorting:
- Python for the Epiphany co-processor☆84Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- A Simple to use build environment for parallella using yocto☆13Updated 3 weeks ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 8 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- OpenFPGA☆34Updated 7 years ago
- Unified Verification Environment☆17Updated 8 years ago
- Exploration of alternative hardware description languages☆28Updated 7 years ago
- A VHDL frontend for Yosys☆103Updated 8 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)☆93Updated 9 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- A pipelined RISCV implementation in VHDL☆96Updated 6 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 9 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 10 months ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Updated 7 years ago
- a playground for xilinx zynq fpga experiments☆49Updated 6 years ago
- Verification Utilities for MyHDL☆17Updated last year
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆64Updated 2 years ago
- RISC-V GPGPU☆34Updated 5 years ago