ATaylorCEngFIET / Parallella-Chronicles

Related projects ⓘ

Alternatives and complementary repositories for Parallella-Chronicles

• rbkettlewell / trollstigen-fpga
  Open source fpga project leveraging vtr CAD flow.
  ☆26Updated last year
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆37Updated 8 years ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 6 years ago
• cfelton / alt.hdl
  Exploration of alternative hardware description languages
  ☆28Updated 6 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆59Updated 4 years ago
• peteasa / parallella-yoctobuild
  A Simple to use build environment for parallella using yocto
  ☆13Updated 5 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• adapteva / epiphany-examples
  Simple examples showing how to program the Epiphany
  ☆85Updated 5 years ago
• parallella / parallella-utils
  Library of various community contributed Parallella board admin scripts and programs
  ☆39Updated 7 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆54Updated 5 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆30Updated 9 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• browndeer / coprthr
  The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)
  ☆94Updated 8 years ago
• makestuff / libfpgalink
  LIB:Library for interacting with an FPGA over USB
  ☆82Updated 3 years ago
• warclab / idea
  iDEA FPGA Soft Processor
  ☆14Updated 8 years ago
• ArcaneNibble / yavhdl
  Yet Another VHDL tool
  ☆31Updated 7 years ago
• knielsen / ice40_viewer
  ☆58Updated last year
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆46Updated 7 years ago
• adapteva / epiphany-gcc
  GCC for Epiphany
  ☆16Updated 5 years ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆20Updated 5 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆47Updated 7 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 8 years ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆56Updated 7 years ago
• mesham / epython
  Python for the Epiphany co-processor
  ☆83Updated 4 years ago
• rsnikhil / Bluespec_BSV_Formal_Semantics
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Updated 8 years ago