ATaylorCEngFIET / Parallella-ChroniclesLinks
Source code form the Parallella Chronicles Blog
☆15Updated 9 years ago
Alternatives and similar repositories for Parallella-Chronicles
Users that are interested in Parallella-Chronicles are comparing it to the libraries listed below
Sorting:
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- A Simple to use build environment for parallella using yocto☆13Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- OpenFPGA☆34Updated 7 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- Exploration of alternative hardware description languages☆28Updated 7 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆8Updated 9 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 8 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆63Updated 2 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A pipelined RISCV implementation in VHDL☆96Updated 6 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Updated 10 years ago
- Support for zScale on Spartan6 FPGAs☆16Updated 9 years ago
- Library of various community contributed Parallella board admin scripts and programs☆39Updated 8 years ago
- Simple examples showing how to program the Epiphany☆83Updated 5 years ago
- Threaded MPI examples for the Adapteva Epiphany architecture☆34Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Updated 7 years ago
- Sample minimal Vivado project for Parallella FPGA☆42Updated 9 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Multi-threaded 32-bit embedded core family.☆24Updated 12 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- Quickstart for Spatial language☆34Updated 4 years ago
- The Shang high-level synthesis framework☆119Updated 11 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago