Alternatives and similar repositories for Parallella-Chronicles

Users that are interested in Parallella-Chronicles are comparing it to the libraries listed below

• haojunliu / OpenFPGA
  OpenFPGA
  ☆34Updated 7 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• cfelton / alt.hdl
  Exploration of alternative hardware description languages
  ☆28Updated 7 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆41Updated 9 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 9 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 5 years ago
• rbkettlewell / trollstigen-fpga
  Open source fpga project leveraging vtr CAD flow.
  ☆26Updated 2 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 6 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• maltevesper / JetStream-driver
  ☆14Updated 9 years ago
• jck / riscv
  ☆19Updated last year
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• peteasa / parallella-yoctobuild
  A Simple to use build environment for parallella using yocto
  ☆13Updated 3 months ago
• mesham / epython
  Python for the Epiphany co-processor
  ☆84Updated 5 years ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆59Updated 8 years ago
• szellmann / burst
  A C++ template library for FPGAs on top of Xilinx Vivado HLS
  ☆14Updated 8 years ago
• Elphel / vdt-plugin
  mirror of https://git.elphel.com/Elphel/vdt-plugin
  ☆15Updated 7 years ago
• Kirill888 / parallella-fpga-dummy-io
  Sample minimal Vivado project for Parallella FPGA
  ☆44Updated 9 years ago
• drom / icedrom
  FPGA config visualized. demo:
  ☆20Updated 5 years ago
• jbush001 / NyuziToolchain
  Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture
  ☆65Updated 2 years ago
• browndeer / coprthr
  The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)
  ☆94Updated 9 years ago
• LEAP-FPGA / leap-documentation
  ☆24Updated 9 years ago
• TUM-LIS / glip
  Generic Logic Interfacing Project
  ☆48Updated 5 years ago
• Hoernchen / Epiphany
  the actual epiphany backend
  ☆20Updated 12 years ago
• arrayfire / xilinx_demos
  OpenCL Demos for Xilinx FPGAs
  ☆31Updated 9 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆36Updated 10 years ago
• ted-xie / REAPR
  REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…
  ☆16Updated 6 years ago
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆97Updated 7 years ago