A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA
☆24Sep 2, 2023Updated 2 years ago
Alternatives and similar repositories for mrisc32-a1
Users that are interested in mrisc32-a1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- MRSIC32 ISA documentation and development☆91Sep 2, 2023Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 4 months ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- A minimal complexity fpga board☆13Jun 1, 2022Updated 3 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 8 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.☆39Jan 5, 2017Updated 9 years ago
- SD/MMC Analyzer for Saleae Logic☆40Mar 18, 2024Updated 2 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Jan 11, 2020Updated 6 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Jan 22, 2026Updated 2 months ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ☆19Jul 21, 2020Updated 5 years ago
- ESP32 based C64 keyboard to bluetooth adapter☆11May 22, 2020Updated 5 years ago
- Source code of apps.yunohost.org☆15Mar 7, 2026Updated last month
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆27Jan 7, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆14Oct 19, 2018Updated 7 years ago
- ☆11Jul 4, 2023Updated 2 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 5 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- Command line tools to display and configure Parrot Zik2 Headphones☆12Jan 18, 2016Updated 10 years ago
- ☆14Feb 22, 2026Updated last month
- ZX-Uno port for MEGA65 delivering a fully fledged ZX Spectrum 48k and 128k☆14Oct 13, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆41Dec 30, 2018Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- Hardware design for the computer formerly known as The Monotron☆19May 1, 2021Updated 4 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- GEOS KERNAL v2.0 - commented source code for GEOS 2.0 C64 with cleanups and optimizations☆15Aug 9, 2016Updated 9 years ago