A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA
☆23Sep 2, 2023Updated 3 years ago
Alternatives and similar repositories for mrisc32-a1
Users that are interested in mrisc32-a1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 3 years ago
- MRSIC32 ISA documentation and development☆91Sep 2, 2023Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆67Updated this week
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 8 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Interface for exposing raw NAND i/o over UART to enable pc-side modification.☆20Jan 28, 2018Updated 8 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 5 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆19Mar 5, 2022Updated 4 years ago
- ☆12Jul 16, 2020Updated 6 years ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Jan 11, 2020Updated 6 years ago
- SD/MMC Analyzer for Saleae Logic☆40Mar 18, 2024Updated 2 years ago
- Mute/Unmute Gnome extension☆11Mar 20, 2026Updated 5 months ago
- uefi app/bootloader development sandbox☆15Apr 25, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- ☆14Jul 17, 2020Updated 6 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ESP32 based C64 keyboard to bluetooth adapter☆11May 22, 2020Updated 6 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆29Jan 7, 2018Updated 8 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 5 years ago
- ☆14Oct 19, 2018Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Cleaned up headers derived from reverse engineering UXKit.framework☆16Sep 7, 2018Updated 8 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- ZX-Uno port for MEGA65 delivering a fully fledged ZX Spectrum 48k and 128k☆14Oct 13, 2024Updated last year
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆41Dec 30, 2018Updated 7 years ago
- Command line tools to display and configure Parrot Zik2 Headphones☆12Jan 18, 2016Updated 10 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- mirror of https://git.elphel.com/Elphel/x393☆41Mar 16, 2023Updated 3 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- GEOS KERNAL v2.0 - commented source code for GEOS 2.0 C64 with cleanups and optimizations☆15Aug 9, 2016Updated 10 years ago
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆22Aug 24, 2026Updated 2 weeks ago
- The template for VLSI project☆29Mar 3, 2023Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago