mrisc32 / mrisc32-a1
A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA
☆23Updated last year
Alternatives and similar repositories for mrisc32-a1:
Users that are interested in mrisc32-a1 are comparing it to the libraries listed below
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆54Updated last year
- Open Processor Architecture☆26Updated 8 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last week
- CMod-S6 SoC☆38Updated 7 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Minimal microprocessor☆20Updated 7 years ago
- ☆51Updated 7 years ago
- LatticeMico32 soft processor☆104Updated 10 years ago
- A RISC-V processor☆13Updated 6 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 2 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- A bit-serial CPU☆18Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆67Updated 2 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 9 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆30Updated 8 years ago
- Experiments with Yosys cxxrtl backend☆47Updated last month
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated last year
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Yosys Plugins☆21Updated 5 years ago
- mystorm sram test☆27Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆72Updated 5 years ago
- Wishbone interconnect utilities☆38Updated 3 weeks ago
- A simple GPU on a TinyFPGA BX☆82Updated 6 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- 16 bit RISC-V proof of concept☆22Updated 5 months ago