A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA
☆23Sep 2, 2023Updated 3 years ago
Alternatives and similar repositories for mrisc32-a1
Users that are interested in mrisc32-a1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 3 years ago
- MRSIC32 ISA documentation and development☆91Sep 2, 2023Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆67Sep 13, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 9 months ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- Interface for exposing raw NAND i/o over UART to enable pc-side modification.☆20Jan 28, 2018Updated 8 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- Pipelined DCPU-16 Verilog Implementation☆42May 30, 2012Updated 14 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 5 years ago
- ☆12Jul 16, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SD/MMC Analyzer for Saleae Logic☆40Mar 18, 2024Updated 2 years ago
- Mute/Unmute Gnome extension☆11Mar 20, 2026Updated 6 months ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Jan 22, 2026Updated 8 months ago
- ☆14Jul 17, 2020Updated 6 years ago
- ☆11Jul 16, 2020Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ESP32 based C64 keyboard to bluetooth adapter☆11May 22, 2020Updated 6 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆29Jan 7, 2018Updated 8 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 5 years ago
- ☆14Oct 19, 2018Updated 7 years ago
- ☆10Jul 4, 2023Updated 3 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.☆36Jan 17, 2012Updated 14 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- ZX-Uno port for MEGA65 delivering a fully fledged ZX Spectrum 48k and 128k☆14Oct 13, 2024Updated last year
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Jul 17, 2020Updated 6 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆41Dec 30, 2018Updated 7 years ago
- Command line tools to display and configure Parrot Zik2 Headphones☆12Jan 18, 2016Updated 10 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆17Oct 21, 2020Updated 5 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- 🏭 🌾 HelPA - Haskellish Esoteric Little Pseudo Assembler to Esoteric Languages implemented in Haskell☆13Mar 4, 2025Updated last year