mrisc32 / mrisc32-a1Links
A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA
☆24Updated last year
Alternatives and similar repositories for mrisc32-a1
Users that are interested in mrisc32-a1 are comparing it to the libraries listed below
Sorting:
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆56Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- CMod-S6 SoC☆42Updated 7 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last week
- ☆51Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Tools for FPGA development.☆45Updated 2 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆44Updated 5 months ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆77Updated 13 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Yosys Plugins☆21Updated 5 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 6 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆42Updated 10 years ago
- Minimal microprocessor☆20Updated 7 years ago