☆26Aug 10, 2023Updated 3 years ago
Alternatives and similar repositories for cocotb-verilator-build
Users that are interested in cocotb-verilator-build are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 8 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆15Mar 28, 2017Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- FPGA mandelbrot accelerator via high speed/super speed USB☆14Apr 6, 2023Updated 3 years ago
- This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.☆12Aug 1, 2024Updated 2 years ago
- TMDS encoding tools☆18Jan 11, 2018Updated 8 years ago
- RTL-level Convolutional Network Accelerator Implementation on Xilinx Spartan 6. Evaluation for scalability.☆13Jan 9, 2020Updated 6 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆129Sep 22, 2026Updated last month
- Open source implementation of a x86 processor http://zet.aluzina.org☆11Mar 17, 2014Updated 12 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆68Sep 22, 2026Updated last month
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆23Nov 21, 2022Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- VHDL related news.☆27Updated this week
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ☆55Apr 25, 2017Updated 9 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆90Mar 28, 2026Updated 7 months ago
- TinyTapeout2 Super Slow Serial SRAM FPGA☆12Dec 2, 2022Updated 3 years ago
- An example application that demonstrates litex-hal on the ULX3S☆11Jun 16, 2022Updated 4 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- A header only C++11 library for functional coverage☆35Oct 7, 2026Updated 3 weeks ago
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆38Sep 18, 2023Updated 3 years ago
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated 2 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- Simulates gcode from a cnc router. Converts gcode to a .stl or an image in a .png file.☆15Mar 19, 2026Updated 7 months ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- GPS <-> USB☆12Sep 1, 2026Updated last month
- Altera JTAG UART wrapper for Bluespec☆27Mar 27, 2014Updated 12 years ago
- A hardware-optimized high-quality pseudorandom number generator☆38Jun 6, 2026Updated 4 months ago
- A Python 3 C++ extension to simplify development using USRP software-defined radios.☆12Mar 16, 2026Updated 7 months ago
- USB library for ChipWhisperer devices☆16Oct 22, 2026Updated last week