Anding / N.I.G.E.-Machine
A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is currently hosted on the Digilent Nexys 4 and Nexys 4 DDR
☆28Updated 3 months ago
Alternatives and similar repositories for N.I.G.E.-Machine:
Users that are interested in N.I.G.E.-Machine are comparing it to the libraries listed below
- Stack CPU Work In Progress☆30Updated last year
- eForth for the j1 simulator and actual J1 FPGAs☆34Updated 9 years ago
- Forth for the J1-CPU☆18Updated 8 years ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆37Updated last year
- Minimal microprocessor☆20Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆29Updated 8 years ago
- Forth bindings for the FTDI FT800/Gameduino2☆22Updated 9 years ago
- ☆51Updated 7 years ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated 8 months ago
- Forth for RISC-V SBCs☆32Updated 3 months ago
- A self-hosting Forth for J1-style CPUs☆28Updated last year
- Forth CPU J1 in SystemVerilog☆14Updated 7 years ago
- A reimplementation of a tiny stack CPU☆81Updated last year
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Compiler, loader, and simulator for the GA144 multi-computer chip☆31Updated 6 years ago
- Minimal Forth Workbench provides an educational subset of Standard Forth, feel free to experiment.☆24Updated 11 months ago
- A very portable (embeddable) switch threaded forth.☆24Updated last year
- Experimental Forth cross compiler for tiny devices☆63Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.☆18Updated 7 years ago
- Serial Interpreted Microcontroller Programming Language☆24Updated 4 years ago
- A simulator for the RTX2000 processor☆22Updated 7 years ago
- Bare-metal Forth implementation for RISC-V☆50Updated last year
- ☆27Updated 4 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation)☆36Updated 9 years ago
- The J1 CPU☆167Updated 4 years ago