Anding / N.I.G.E.-MachineLinks
A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is currently hosted on the Digilent Nexys 4 and Nexys 4 DDR
☆28Updated 6 months ago
Alternatives and similar repositories for N.I.G.E.-Machine
Users that are interested in N.I.G.E.-Machine are comparing it to the libraries listed below
Sorting:
- Forth for the J1-CPU☆19Updated 8 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆35Updated 10 years ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆38Updated last year
- Stack CPU Work In Progress☆30Updated last year
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated 11 months ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Updated 8 years ago
- Minimal microprocessor☆20Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- A scalable MachineForth for PCs, MCUs and FPGAs.☆14Updated 4 years ago
- A self-hosting Forth for J1-style CPUs☆28Updated last year
- Serial Interpreted Microcontroller Programming Language☆25Updated 4 years ago
- Forth for RISC-V SBCs☆32Updated 6 months ago
- ☆51Updated 8 years ago
- Forth bindings for the FTDI FT800/Gameduino2☆22Updated 9 years ago
- mystorm sram test☆27Updated 7 years ago
- ☆27Updated 5 years ago
- An embeddable, tiny Forth interpreter with metacompiler.☆101Updated last month
- A reimplementation of a tiny stack CPU☆83Updated last year
- Stack machine with 4-bit instructions☆75Updated 7 years ago
- A bit-serial CPU☆19Updated 5 years ago
- CCPU for GA144☆23Updated 6 years ago
- Another tutorial for writing a Forth interpreter in assembly☆18Updated 7 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- The J1 CPU☆169Updated 4 years ago
- Experimental Forth cross compiler for tiny devices☆65Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Very small self-compiling cross compiler for a subset of C☆11Updated 9 months ago
- The ultimate forth chip documentation collection☆16Updated 6 years ago