Anding / N.I.G.E.-MachineLinks
A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is currently hosted on the Digilent Nexys 4 and Nexys 4 DDR
☆28Updated 7 months ago
Alternatives and similar repositories for N.I.G.E.-Machine
Users that are interested in N.I.G.E.-Machine are comparing it to the libraries listed below
Sorting:
- Stack CPU Work In Progress☆30Updated last year
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated last year
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- The J1 CPU☆169Updated 4 years ago
- Forth for the J1-CPU☆19Updated 8 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆35Updated 10 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Updated 8 years ago
- ☆51Updated 8 years ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆38Updated last year
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- An FPGA microcontroller that natively executes LISP☆92Updated last year
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- A reimplementation of a tiny stack CPU☆84Updated last year
- Minimal microprocessor☆21Updated 8 years ago
- Serial Interpreted Microcontroller Programming Language☆25Updated 4 years ago
- Forth bindings for the FTDI FT800/Gameduino2☆22Updated 9 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Yet Another Forth Core...☆72Updated 10 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- Forth for RISC-V SBCs☆32Updated last week
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- A self-hosting Forth for J1-style CPUs☆28Updated last year
- Compiler, loader, and simulator for the GA144 multi-computer chip☆32Updated 6 years ago
- A scalable MachineForth for PCs, MCUs and FPGAs.☆14Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Forth CPU J1 in SystemVerilog☆15Updated 8 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- mystorm sram test☆28Updated 7 years ago