adamgreig / daqnetLinks
☆64Updated 4 years ago
Alternatives and similar repositories for daqnet
Users that are interested in daqnet are comparing it to the libraries listed below
Sorting:
- My pergola FPGA projects☆30Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- 妖刀夢渡☆59Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Yet Another Debug Transport☆22Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- ☆25Updated 6 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- ☆44Updated 3 months ago
- ice40 USB Analyzer☆58Updated 4 years ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Small footprint and configurable SPI core☆42Updated this week
- I want to learn [n]Migen.☆42Updated 5 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- CRUVI Standard Specifications☆19Updated last year
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 5 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- Development board for Lattice Crosslink-NX 72QFN☆29Updated 4 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago