lambdaconcept / litesdcardView external linksLinks
☆25Sep 27, 2018Updated 7 years ago
Alternatives and similar repositories for litesdcard
Users that are interested in litesdcard are comparing it to the libraries listed below
Sorting:
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated 11 months ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- download the macOS SDK legally without an Apple account☆11Jun 1, 2023Updated 2 years ago
- A normalizing interpreter for the untyped λ-calculus in 292 characters of Haskell☆10Mar 8, 2016Updated 9 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 8 months ago
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated 2 weeks ago
- JTAG Hardware Abstraction Library☆37Oct 23, 2023Updated 2 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated 2 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 5, 2026Updated last week
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- An FS wrapper that keeps all access scoped to a specific folder.☆14Dec 29, 2022Updated 3 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Oct 3, 2019Updated 6 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆17Apr 6, 2022Updated 3 years ago
- fundamental traits to describe an architecture in the yaxpeax project☆17Mar 1, 2025Updated 11 months ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- Flashing Pano Logic thin clients without a programmer☆42May 20, 2022Updated 3 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Oct 7, 2019Updated 6 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- Simple example for running code on VPU from Linux☆20Mar 3, 2024Updated last year