fredrequin / verilator_gowin
Re-coded Gowin GW1N primitives for Verilator use
☆13Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for verilator_gowin
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆40Updated last year
- Wishbone interconnect utilities☆37Updated 5 months ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆28Updated 7 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- A Risc-V SoC for Tiny Tapeout☆11Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- Master-thesis-final☆18Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- ☆12Updated 2 years ago
- Documentation and tools related to DECA FPGA board☆21Updated 10 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- USB virtual model in C++ for Verilog☆28Updated last month
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week
- Portable HyperRAM controller☆48Updated last month
- A complete HDMI transmitter implementation in VHDL☆19Updated last week
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 2 weeks ago
- ☆20Updated 2 weeks ago
- Bitstream relocation and manipulation tool.☆40Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- LunaPnR is a place and router for integrated circuits☆44Updated this week
- Experimental flows using nextpnr for Xilinx devices☆39Updated this week
- ☆57Updated 3 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated last month
- Minimal DVI / HDMI Framebuffer☆76Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆16Updated 12 years ago