fredrequin / verilator_gowin
Re-coded Gowin GW1N primitives for Verilator use
☆14Updated 2 years ago
Alternatives and similar repositories for verilator_gowin:
Users that are interested in verilator_gowin are comparing it to the libraries listed below
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆32Updated 9 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- Wishbone interconnect utilities☆38Updated 7 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- A Risc-V SoC for Tiny Tapeout☆11Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆66Updated 2 years ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆49Updated this week
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago
- A complete HDMI transmitter implementation in VHDL☆20Updated last week
- ☆39Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆78Updated 4 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- Portable HyperRAM controller☆51Updated last month
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆23Updated 6 years ago
- A Fully Open-Source Verilog-to-PCB Flow☆19Updated 6 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆48Updated this week
- FPGA based microcomputer sandbox for software and RTL experimentation☆49Updated last week
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆37Updated 3 months ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- simple hyperram controller☆11Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆67Updated 2 years ago
- ☆20Updated 2 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year