Re-coded Gowin GW1N primitives for Verilator use
☆24Aug 19, 2022Updated 3 years ago
Alternatives and similar repositories for verilator_gowin
Users that are interested in verilator_gowin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 5 months ago
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- PCIe stack written in Amaranth.☆17Apr 27, 2026Updated 3 months ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- ULX5M with GateMate with SDRAM☆61Jul 12, 2026Updated last month
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated last year
- ☆30Jul 25, 2026Updated 3 weeks ago
- ☆22Mar 5, 2022Updated 4 years ago
- Schoko Computer☆11Jun 7, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆35Jul 15, 2024Updated 2 years ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 20K utilizing on-board burst SDRAM, flash and SD card☆28Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 7 months ago
- USB DFU bootloader gateware / firmware for FPGAs☆71Jan 30, 2026Updated 6 months ago
- Interactive code generators for Gowin FPGAs☆23Mar 16, 2023Updated 3 years ago
- Tutorials centred around Gowin FPGA parts for the /r/GowinFPGA subreddit☆69Mar 13, 2024Updated 2 years ago
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Jan 1, 2024Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆75Jul 25, 2023Updated 3 years ago
- ☆60Jul 22, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Portable HyperRAM controller☆69Dec 8, 2024Updated last year
- My notes for DDR3 SDRAM controller☆56Feb 23, 2023Updated 3 years ago
- Digital output for Roland MT-32, D10/20/50/etc☆12Apr 3, 2026Updated 4 months ago
- ☆19Nov 24, 2025Updated 8 months ago
- Yamaha SFG 01/05 module clone☆13Jan 22, 2021Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- Re-coded Xilinx primitives for Verilator use☆54Jun 24, 2025Updated last year
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 4 years ago
- MSX Unimapper cartridge☆18Oct 2, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A cycle accurate emulation of the VIC-II graphics chip found in the Commodore 64.☆20Feb 1, 2025Updated last year
- Adding digital output for old synths☆17Mar 13, 2023Updated 3 years ago
- RV-Debugger-BL702 Project, an opensource debugger implement☆237Oct 31, 2024Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆22Dec 14, 2020Updated 5 years ago
- The ZipCPU blog☆19Jul 18, 2026Updated 3 weeks ago
- A FPGA core for the arcade game, Rygar (1986).☆17May 10, 2020Updated 6 years ago
- Verilog code to replace the Commodore SDMAC found in the A3000☆48Apr 12, 2026Updated 4 months ago