fredrequin / verilator_gowinLinks
Re-coded Gowin GW1N primitives for Verilator use
☆18Updated 2 years ago
Alternatives and similar repositories for verilator_gowin
Users that are interested in verilator_gowin are comparing it to the libraries listed below
Sorting:
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Wishbone interconnect utilities☆41Updated 3 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- ☆34Updated last year
- Portable HyperRAM controller☆55Updated 5 months ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆36Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆76Updated 2 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆37Updated 3 years ago
- A Fully Open-Source Verilog-to-PCB Flow☆21Updated 11 months ago
- ☆17Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 6 months ago
- A Risc-V SoC for Tiny Tapeout☆18Updated 2 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated 2 weeks ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆46Updated last year
- ☆50Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆126Updated 2 months ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆57Updated this week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago