fredrequin / verilator_gowin
Re-coded Gowin GW1N primitives for Verilator use
☆14Updated 2 years ago
Alternatives and similar repositories for verilator_gowin:
Users that are interested in verilator_gowin are comparing it to the libraries listed below
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆33Updated 10 months ago
- Wishbone interconnect utilities☆38Updated 2 weeks ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- Portable HyperRAM controller☆53Updated 2 months ago
- A Fully Open-Source Verilog-to-PCB Flow☆19Updated 7 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ☆39Updated 2 years ago
- Master-thesis-final☆18Updated last year
- ☆13Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆70Updated 2 years ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A Risc-V SoC for Tiny Tapeout☆15Updated last week
- A complete HDMI transmitter implementation in VHDL☆22Updated last month
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆25Updated 6 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆43Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆75Updated 10 months ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year