fredrequin / verilator_gowinLinks
Re-coded Gowin GW1N primitives for Verilator use
☆18Updated 2 years ago
Alternatives and similar repositories for verilator_gowin
Users that are interested in verilator_gowin are comparing it to the libraries listed below
Sorting:
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆37Updated last year
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆77Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Portable HyperRAM controller☆56Updated 7 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆130Updated 3 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- A Risc-V SoC for Tiny Tapeout☆19Updated 4 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- Wishbone interconnect utilities☆41Updated 5 months ago
- ☆53Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆89Updated 6 years ago
- ☆70Updated 10 months ago
- Demo projects for various Kintex FPGA boards☆60Updated last month
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆99Updated 2 years ago
- ☆33Updated last year
- A Fully Open-Source Verilog-to-PCB Flow☆21Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 7 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆95Updated last month
- ☆14Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- ☆134Updated 7 months ago