fredrequin / verilator_gowin
Re-coded Gowin GW1N primitives for Verilator use
☆17Updated 2 years ago
Alternatives and similar repositories for verilator_gowin
Users that are interested in verilator_gowin are comparing it to the libraries listed below
Sorting:
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆36Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- A Risc-V SoC for Tiny Tapeout☆17Updated 2 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Portable HyperRAM controller☆54Updated 5 months ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆74Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 4 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 2 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- ☆34Updated last year
- ☆50Updated 2 years ago
- ☆13Updated 3 years ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- A Fully Open-Source Verilog-to-PCB Flow☆21Updated 10 months ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- Experimental flows using nextpnr for Xilinx devices☆45Updated 2 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- HDMI core in Chisel HDL☆51Updated last year
- ☆17Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A complete HDMI transmitter implementation in VHDL☆23Updated 4 months ago