fredrequin / verilator_gowinLinks
Re-coded Gowin GW1N primitives for Verilator use
☆18Updated 2 years ago
Alternatives and similar repositories for verilator_gowin
Users that are interested in verilator_gowin are comparing it to the libraries listed below
Sorting:
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆37Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Portable HyperRAM controller☆55Updated 6 months ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆77Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- A Risc-V SoC for Tiny Tapeout☆19Updated 3 months ago
- A Fully Open-Source Verilog-to-PCB Flow☆21Updated 11 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆37Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 4 years ago
- ☆14Updated 3 years ago
- ☆51Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- sample VCD files☆37Updated last year
- ☆33Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Spen's Official OpenOCD Mirror☆50Updated 3 months ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago