fredrequin / verilator_gowinLinks
Re-coded Gowin GW1N primitives for Verilator use
☆20Updated 3 years ago
Alternatives and similar repositories for verilator_gowin
Users that are interested in verilator_gowin are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 10 months ago
- Portable HyperRAM controller☆62Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆67Updated 2 years ago
- A Fully Open-Source Verilog-to-PCB Flow☆26Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A Risc-V SoC for Tiny Tapeout☆44Updated last month
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- ☆72Updated last year
- Wishbone interconnect utilities☆44Updated last month
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆86Updated 3 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆42Updated last year
- SDRAM controller with multiple wishbone slave ports☆29Updated 7 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆90Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 4 months ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆85Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Demo projects for various Kintex FPGA boards☆65Updated 8 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆54Updated 3 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆53Updated 2 weeks ago
- ☆14Updated 3 years ago
- USB virtual model in C++ for Verilog☆32Updated last year