fredrequin / verilator_gowinLinks
Re-coded Gowin GW1N primitives for Verilator use
☆20Updated 3 years ago
Alternatives and similar repositories for verilator_gowin
Users that are interested in verilator_gowin are comparing it to the libraries listed below
Sorting:
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- Portable HyperRAM controller☆60Updated 10 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- A Risc-V SoC for Tiny Tapeout☆40Updated 3 weeks ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆39Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated 2 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 2 months ago
- ☆53Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- A Fully Open-Source Verilog-to-PCB Flow☆24Updated last year
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆82Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- SDRAM controller with multiple wishbone slave ports☆29Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- ☆70Updated last year
- RISC-V RV32E core designed for minimal area☆22Updated 11 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- ☆34Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated 2 weeks ago