fredrequin / verilator_gowinView external linksLinks
Re-coded Gowin GW1N primitives for Verilator use
☆21Aug 19, 2022Updated 3 years ago
Alternatives and similar repositories for verilator_gowin
Users that are interested in verilator_gowin are comparing it to the libraries listed below
Sorting:
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Feb 2, 2026Updated last week
- ☆28Dec 15, 2025Updated 2 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Jan 17, 2026Updated 3 weeks ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 12 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Nov 14, 2025Updated 3 months ago
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆18Jun 30, 2025Updated 7 months ago
- Apache NuttX RTOS on FPGA☆15Feb 20, 2024Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated 7 months ago
- Interactive code generators for Gowin FPGAs☆20Mar 16, 2023Updated 2 years ago
- ☆55Jul 22, 2022Updated 3 years ago
- Re-coded Xilinx primitives for Verilator use☆51Jun 24, 2025Updated 7 months ago
- Repository with RP2040 simulation models.☆24Oct 11, 2025Updated 4 months ago
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 3 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated 11 months ago
- Tutorials centred around Gowin FPGA parts for the /r/GowinFPGA subreddit☆61Mar 13, 2024Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Jul 25, 2023Updated 2 years ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆86Feb 5, 2026Updated last week
- USB DFU bootloader gateware / firmware for FPGAs☆70Jan 30, 2026Updated 2 weeks ago
- Création d'étiquettes pour tableau électrique☆36Jul 23, 2025Updated 6 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- RV-Debugger-BL702 Project, an opensource debugger implement☆218Oct 31, 2024Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- My notes for DDR3 SDRAM controller☆43Feb 23, 2023Updated 2 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆90Oct 11, 2022Updated 3 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- Verilog code to replace the Commodore SDMAC found in the A3000☆44Feb 6, 2026Updated last week
- SystemVerilog frontend for Yosys☆196Feb 6, 2026Updated last week
- Custom 6502 Video Game Console☆12Nov 10, 2025Updated 3 months ago
- Simple OS independent (Windows / Unix) C++ library for USB (HID etc) device change (Insertion/removal) notification handling.☆10Sep 20, 2015Updated 10 years ago
- 🚀 Fast AI web browser agent to automate repetitive tasks☆14Dec 23, 2025Updated last month