fredrequin / verilator_gowin
Re-coded Gowin GW1N primitives for Verilator use
☆17Updated 2 years ago
Alternatives and similar repositories for verilator_gowin:
Users that are interested in verilator_gowin are comparing it to the libraries listed below
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆36Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- Wishbone interconnect utilities☆39Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- ☆50Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆16Updated last month
- A Fully Open-Source Verilog-to-PCB Flow☆21Updated 9 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- ☆13Updated 3 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆74Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Portable HyperRAM controller☆54Updated 4 months ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- HDMI core in Chisel HDL☆50Updated last year
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆71Updated 10 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆22Updated this week
- ☆35Updated last year
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆121Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- sample VCD files☆37Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆54Updated this week
- Documentation and tools related to DECA FPGA board☆21Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆90Updated 7 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago