fredrequin / verilator_gowin
Re-coded Gowin GW1N primitives for Verilator use
☆13Updated 2 years ago
Related projects: ⓘ
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 6 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆38Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆44Updated last year
- Wishbone interconnect utilities☆34Updated 3 months ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆28Updated 5 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆19Updated 10 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆35Updated 4 months ago
- Portable HyperRAM controller☆47Updated last month
- Documentation and tools related to DECA FPGA board☆20Updated 8 months ago
- A Risc-V SoC for Tiny Tapeout☆10Updated 4 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 3 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- ☆55Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆39Updated 10 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 7 months ago
- Minimal DVI / HDMI Framebuffer☆74Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆37Updated this week
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 5 months ago
- Demo projects for various Kintex FPGA boards☆43Updated 3 months ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆12Updated last year
- Intel Quartus Prime Synthesis Engine for Docker☆42Updated 7 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- ☆34Updated 2 years ago
- HDMI with Verilog and an FPGA.☆16Updated last year
- ☆29Updated 7 months ago
- ☆12Updated 8 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆26Updated last year
- A complete HDMI transmitter implementation in VHDL☆17Updated 8 months ago
- ☆29Updated 3 years ago