fredrequin / verilator_gowin
Re-coded Gowin GW1N primitives for Verilator use
☆16Updated 2 years ago
Alternatives and similar repositories for verilator_gowin:
Users that are interested in verilator_gowin are comparing it to the libraries listed below
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆35Updated 11 months ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆72Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Wishbone interconnect utilities☆39Updated last month
- ☆13Updated 3 years ago
- A Fully Open-Source Verilog-to-PCB Flow☆21Updated 8 months ago
- HDMI core in Chisel HDL☆50Updated last year
- Documentation and tools related to DECA FPGA board☆21Updated last year
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Portable HyperRAM controller☆54Updated 3 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆121Updated last week
- Tools for FPGA development.☆44Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ☆33Updated last year
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated last week
- Master-thesis-final☆19Updated last year
- ☆66Updated 7 months ago
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- A complete HDMI transmitter implementation in VHDL☆22Updated 2 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆95Updated last year