pcie datalink layer implementation in verilog/systemverilog
☆18Sep 10, 2026Updated 3 weeks ago
Alternatives and similar repositories for pcie_datalink_layer
Users that are interested in pcie_datalink_layer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 5 months ago
- Generate bitstream from FPGA assembly.☆29Sep 27, 2026Updated last week
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆27Sep 23, 2026Updated last week
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 7 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆84Aug 10, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 5 months ago
- ☆12Jun 4, 2021Updated 5 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆15Jul 5, 2020Updated 6 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆149Jun 16, 2026Updated 3 months ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆104Updated this week
- ☆13Jun 9, 2022Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 5 years ago
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆36Sep 8, 2026Updated 3 weeks ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆21Jan 27, 2022Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 8 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- Project Peppercorn GateMate Test Cases☆19Updated this week
- ☆48Sep 25, 2026Updated last week
- VHDL PCIe Transceiver☆35Jul 2, 2020Updated 6 years ago
- LiteX development baseboards arround the SQRL Acorn.☆78Updated this week
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- ☆17Jul 26, 2026Updated 2 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 3 years ago
- SD device emulator from ProjectVault☆21Sep 24, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 3 years ago
- Verilog implementation of Mersenne Twister PRNG☆32Jun 20, 2018Updated 8 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 7 months ago
- Arch Linux ARM for Xilinx Zynq UltraScale+ devices☆14Jul 21, 2024Updated 2 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆26Jan 28, 2026Updated 8 months ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆38Mar 28, 2026Updated 6 months ago