sunwoolee / lptorch
An extention of pytorch for low precision training / inference
☆9Updated last year
Alternatives and similar repositories for lptorch:
Users that are interested in lptorch are comparing it to the libraries listed below
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆125Updated this week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last month
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆79Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- I will share some useful or interesting papers about neuromorphic processor☆19Updated 2 months ago
- Stochastic Computing for Deep Neural Networks☆30Updated 4 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆195Updated 3 years ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆120Updated last year
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆17Updated 7 months ago
- NeuroSync: A Scalable and Accurate Brain Simulation System using Safe and Efficient Speculation (HPCA 2022)☆8Updated 2 years ago
- Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS☆11Updated last month
- ☆99Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆133Updated 11 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆44Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆50Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆89Updated last week
- Deep Learning Accelerator (Convolution Neural Networks)☆170Updated 7 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆159Updated 2 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- Repository to host and maintain scale-sim-v2 code☆257Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated this week
- A co-design architecture on sparse attention☆49Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆136Updated 5 years ago
- Approximate layers - TensorFlow extension☆26Updated 9 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- ☆9Updated last year
- ☆16Updated 2 months ago