Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the fun…
☆145Jul 17, 2022Updated 3 years ago
Alternatives and similar repositories for Basic-SIMD-Processor-Verilog-Tutorial
Users that are interested in Basic-SIMD-Processor-Verilog-Tutorial are comparing it to the libraries listed below
Sorting:
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆139Apr 3, 2020Updated 5 years ago
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 14 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆64Jul 14, 2021Updated 4 years ago
- Overall multi-core SIMD microarchitecture☆25Aug 15, 2017Updated 8 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 10 months ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆32May 1, 2021Updated 4 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆228May 20, 2025Updated 9 months ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Apr 30, 2019Updated 6 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆179Jan 29, 2024Updated 2 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 2 months ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- ☆14Feb 24, 2025Updated last year
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆61Nov 25, 2020Updated 5 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆59Nov 30, 2022Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- IEEE 754 floating point unit in Verilog☆149May 20, 2016Updated 9 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆58Sep 30, 2023Updated 2 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- ☆35Mar 8, 2023Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Jul 14, 2017Updated 8 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆160Nov 2, 2020Updated 5 years ago