zslwyuan / Basic-SIMD-Processor-Verilog-TutorialLinks
Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the fun…
☆137Updated 3 years ago
Alternatives and similar repositories for Basic-SIMD-Processor-Verilog-Tutorial
Users that are interested in Basic-SIMD-Processor-Verilog-Tutorial are comparing it to the libraries listed below
Sorting:
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆135Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated 3 weeks ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated 3 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- A Fast, Low-Overhead On-chip Network☆227Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆183Updated last week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆110Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Generic Register Interface (contains various adapters)☆128Updated last month
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆63Updated last year
- Verilog/SystemVerilog Guide☆73Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆49Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated this week
- Various caches written in Verilog-HDL☆126Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Verilog Configurable Cache☆182Updated 9 months ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- A Chisel RTL generator for network-on-chip interconnects☆210Updated last month
- RISC-V Verification Interface☆103Updated 3 months ago
- This repository contains the design files of RISC-V Pipeline Core☆52Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆59Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆72Updated 6 years ago
- Ariane is a 6-stage RISC-V CPU☆145Updated 5 years ago