zslwyuan / Basic-SIMD-Processor-Verilog-TutorialLinks
Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the fun…
☆132Updated 2 years ago
Alternatives and similar repositories for Basic-SIMD-Processor-Verilog-Tutorial
Users that are interested in Basic-SIMD-Processor-Verilog-Tutorial are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆130Updated 5 years ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- This repository contains the design files of RISC-V Pipeline Core☆45Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆123Updated last year
- Basic RISC-V Test SoC☆128Updated 6 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated last week
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆40Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Verilog Configurable Cache☆178Updated 6 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- RISC-V Verification Interface☆92Updated this week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Various caches written in Verilog-HDL☆124Updated 10 years ago