ntpt7921/Verilog_UDP_TCP external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

ntpt7921/Verilog_UDP_TCP

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/ntpt7921/Verilog_UDP_TCP)

Close

ntpt7921 / Verilog_UDP_TCPView on GitHubMore

• External links
• Readme badge

Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.

☆13Jan 3, 2022Updated 4 years ago

Alternatives and similar repositories for Verilog_UDP_TCP

Users that are interested in Verilog_UDP_TCP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• mwrnd / innova2_experiments

  View on GitHub
  Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board
  ☆18Apr 4, 2024Updated 2 years ago
• FarisHijazi / LZ4-Decompressor-Verilog

  View on GitHub
  Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language
  ☆17Feb 20, 2019Updated 7 years ago
• suisuisi / FPGAandLAN

  View on GitHub
  FPGAandLAN
  ☆29Jun 13, 2021Updated 4 years ago
• anitazhaochen / IPC_ShareMemory

  View on GitHub
  C语言实现进程间通信，共享内存演示
  ☆12Mar 5, 2019Updated 7 years ago
• os-fpga / IP_Catalog

  View on GitHub
  IP Catalog for Raptor.
  ☆18Dec 6, 2024Updated last year
• End-to-end encrypted email - Proton Mail • Ad
  Special offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
• txzing / modbus_crc_verilog

  View on GitHub
  FPGA纯逻辑实现modbus通信
  ☆24Sep 5, 2022Updated 3 years ago
• Istzqy / CIC-Filter

  View on GitHub
  关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程
  ☆15Dec 25, 2023Updated 2 years ago
• steveLauwh / TCP-IP

  View on GitHub
  Learning the TCP/IP protocol
  ☆23Mar 5, 2018Updated 8 years ago
• shengwenliang / fpga-nvme-controller

  View on GitHub
  Chisel NVMe controller
  ☆28Nov 24, 2022Updated 3 years ago
• geraked / verilog-rle

  View on GitHub
  Verilog Implementation of Run Length Encoding for RGB Image Compression
  ☆27Jun 28, 2021Updated 4 years ago
• chipsalliance / f4pga-xc7-bram-patch

  View on GitHub
  Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.
  ☆19Feb 9, 2022Updated 4 years ago
• iyue-zhao / FPGA

  View on GitHub
  ISP
  ☆13Nov 25, 2023Updated 2 years ago
• eepro-bt / documents

  View on GitHub
  文档编写
  ☆13Sep 19, 2020Updated 5 years ago
• hoochanlon / docs

  View on GitHub
  基于 Astro Starlight 构建的个人知识库文档
  ☆13Jan 13, 2026Updated 4 months ago
• Deploy open-source AI quickly and easily - Special Bonus Offer • Ad
  Runpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
• lexus2k / libtftp

  View on GitHub
  Lightweight TFTP server library
  ☆14Jan 3, 2019Updated 7 years ago
• tom-urkin / Round-Robin

  View on GitHub
  This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options
  ☆13Jan 28, 2024Updated 2 years ago
• creategithubcc / C_Chat_Program

  View on GitHub
  基于Linux系统下的聊天室程序-LINUX程序设计课程
  ☆11Nov 15, 2021Updated 4 years ago
• cl234583745 / Renesas

  View on GitHub
  Renesas
  ☆18May 7, 2026Updated 2 weeks ago
• analogdevicesinc / HighSpeedConverterToolbox

  View on GitHub
  MATLAB toolbox for ADI high speed converter products
  ☆25Mar 27, 2026Updated last month
• Xilinx / gstreamer

  View on GitHub
  ☆12May 14, 2026Updated last week
• riktw / SoftcoreComparisons

  View on GitHub
  The code for an FPGA softcore comparison
  ☆11Jun 21, 2020Updated 5 years ago
• wzc810049078 / SRT-4-DIVISION

  View on GitHub
  RADIX-4 SRT division
  ☆12Oct 31, 2019Updated 6 years ago
• a2k-hanlon / linter-veriloghdl

  View on GitHub
  Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.
  ☆10Jul 12, 2023Updated 2 years ago
• Managed hosting for WordPress and PHP on Cloudways • Ad
  Managed hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
• ComPWA / ampform

  View on GitHub
  Automatically formulate symbolic amplitude models for Partial-Wave Analysis
  ☆14Apr 13, 2026Updated last month
• jiayi-wang98 / lpddr4_memory_controller

  View on GitHub
  ☆15Jul 28, 2022Updated 3 years ago
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆26Oct 16, 2025Updated 7 months ago
• pulp-platform / jtag_dpi

  View on GitHub
  JTAG DPI module for SystemVerilog RTL simulations
  ☆32Oct 30, 2015Updated 10 years ago
• subutai-attic / pars

  View on GitHub
  ☆31Apr 1, 2017Updated 9 years ago
• pecostm32 / Anlogic_AL3-10_Analyzing

  View on GitHub
  An attempt to reverse engineer a bitstream made for an AL3-10 FPGA
  ☆16Jan 6, 2023Updated 3 years ago
• GOWIN-FPGA / USB3.0-Device-Controller

  View on GitHub
  Gowin USB3.0 Device Controller IP
  ☆16Aug 20, 2024Updated last year
• aquaxis / gemac

  View on GitHub
  Gigabit MAC + UDP/TCP/IP offload Engine
  ☆35Sep 17, 2019Updated 6 years ago
• FeldmeierMichael / MIPI_CSI_2

  View on GitHub
  ☆15Aug 1, 2023Updated 2 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• bohanw / jpeg_comp_verilog

  View on GitHub
  JPEG Compression RTL implementation
  ☆11Aug 19, 2017Updated 8 years ago
• maxs-well / Ethernet-design-verilog

  View on GitHub
  Gigabit Ethernet UDP communication driver
  ☆83Jul 26, 2019Updated 6 years ago
• ADA007 / FTDI_User_Area_Writer

  View on GitHub
  FTDI EEPROM User Area Writer For Xilinx JTAG Programmer
  ☆12Jan 30, 2014Updated 12 years ago
• Verdvana / Async_FIFO

  View on GitHub
  位宽和深度可定制的异步FIFO
  ☆14May 29, 2024Updated last year
• zuihouyigemeng / videotalkroom

  View on GitHub
  基于嵌入式Linux的一套可视对讲设备代码，比较底层，写的比较好，里面的lib库是一些图像处理库。et。
  ☆23Sep 16, 2016Updated 9 years ago
• Aperture-Electronic / Realtime-Bicubic-16X-SuperResolution-IP

  View on GitHub
  APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS
  ☆32Mar 9, 2023Updated 3 years ago
• zhanzongyu / openzynq

  View on GitHub
  xilinx的zynq开源硬件和软件
  ☆19Aug 11, 2020Updated 5 years ago