zero-riscy CPU Core
☆17Jun 10, 2018Updated 7 years ago
Alternatives and similar repositories for zero-riscy
Users that are interested in zero-riscy are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 2 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- ☆14Jun 18, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Aug 4, 2023Updated 2 years ago
- ☆19Sep 12, 2022Updated 3 years ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- A 32-bit RISC-V processor for mriscv project☆60Jul 17, 2017Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 10 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- to study xilinx fpga using Zybo Z7-20 board☆14Mar 13, 2024Updated last year
- IEEE 754 floating point unit in Verilog☆149May 20, 2016Updated 9 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 3 months ago
- The ASN.1 Compiler☆10Nov 14, 2023Updated 2 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆18Apr 7, 2025Updated 10 months ago
- FPGA raycaster engine written in verilog☆12Apr 19, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- Arizona State University CSE320☆11Mar 22, 2015Updated 10 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- ☆12Oct 29, 2012Updated 13 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- FIFO implementation with different clock domains for read and write.☆14Aug 17, 2021Updated 4 years ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- This is the repository for the tutorial that teaches how to set up a Universal application using Django and Nuxt.js☆11Feb 10, 2019Updated 7 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- ☆10Jun 4, 2021Updated 4 years ago
- This is DreamOS C Version by lizhirui since 2021-05-18☆10Aug 23, 2021Updated 4 years ago