zero-riscy CPU Core
☆19Jun 10, 2018Updated 8 years ago
Alternatives and similar repositories for zero-riscy
Users that are interested in zero-riscy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Aug 4, 2023Updated 3 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- ☆19Sep 12, 2022Updated 4 years ago
- ☆11Mar 3, 2022Updated 4 years ago
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- Simple, straightforward MSP430 disassembler and assembler in Python☆15Jul 5, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 6 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆30Apr 9, 2025Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- A 32-bit RISC-V processor for mriscv project☆63Jul 17, 2017Updated 9 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Jun 28, 2020Updated 6 years ago
- Prototype system for the paper "OAT: Attesting Operation Integrity of Embedded Devices"(Oakland'20)☆16Nov 10, 2020Updated 5 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- A generic parser and tool package for the BTOR2 format.☆50Sep 23, 2026Updated 2 weeks ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- ☆14Dec 31, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IEEE 754 floating point unit in Verilog☆153May 20, 2016Updated 10 years ago
- RISC-V Static Binary Translator☆18Mar 6, 2019Updated 7 years ago
- A framework for building hardware verification platform using software method☆40Apr 19, 2026Updated 5 months ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆16Jul 31, 2024Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- upgrade to e203 (a risc-v core)☆46Aug 9, 2020Updated 6 years ago