asfhiolNick / NTU_PhysicalDesign_201902Links
張耀文老師的"奈米積體電路實體設計"作業(Physical Design)
☆8Updated last year
Alternatives and similar repositories for NTU_PhysicalDesign_201902
Users that are interested in NTU_PhysicalDesign_201902 are comparing it to the libraries listed below
Sorting:
- Logic Synthesis and Verification: Programming Assignments☆13Updated 7 months ago
- An open-source quantum automatic test generator.☆14Updated last month
- Hardware Description Language on FPGA☆9Updated last year
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Power grid analysis☆19Updated 4 years ago
- An open multiple patterning framework☆78Updated last year
- Pathfinder routing algorithm practice☆15Updated 8 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆56Updated 3 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated last year
- ☆23Updated 2 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆163Updated last month
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆46Updated 4 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆23Updated 3 years ago
- EDA wiki☆54Updated 2 years ago
- EDA Analytics Central☆16Updated 2 years ago
- Convert C files into Verilog☆17Updated 6 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆34Updated 2 years ago
- ☆13Updated last year
- ☆86Updated 3 weeks ago
- Multi-way hypergraph partitioning algorithms: FMS (Fiduccia-Mattheyses-Sanchis), PLM (Partitioning by Locked Moves), PFM (Partitioning by…☆20Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆172Updated 2 months ago
- ☆31Updated 4 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆16Updated last year
- Open Source Detailed Placement engine☆38Updated 5 years ago