Alternatives and similar repositories for NTU_PhysicalDesign_201902

Users that are interested in NTU_PhysicalDesign_201902 are comparing it to the libraries listed below

• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆15Updated last month
• NTU-LaDS-II / qATG
  An open-source quantum automatic test generator.
  ☆15Updated 7 months ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆20Updated 7 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆82Updated last year
• cgfandia / PathfinderAlgorithm
  Pathfinder routing algorithm practice
  ☆15Updated 8 years ago
• alidasdan / hypergraph-partitioning-algorithms
  Multi-way hypergraph partitioning algorithms: FMS (Fiduccia-Mattheyses-Sanchis), PLM (Partitioning by Locked Moves), PFM (Partitioning by…
  ☆21Updated last month
• daitoto / EDA-wiki
  EDA wiki
  ☆53Updated 2 years ago
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆20Updated 7 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆79Updated 8 years ago
• hankshyu / Digital-Design
  Hardware Description Language on FPGA
  ☆10Updated 2 years ago
• lrakai / gate-sizing
  Optimal gate sizing of digital circuits using geometric programming
  ☆11Updated 9 years ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆50Updated 5 years ago
• panhomyoung / phySAT
  Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.
  ☆17Updated 2 years ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆169Updated 9 months ago
• scale-lab / DRiLLS
  DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
  ☆115Updated 2 years ago
• srohit0 / mida
  Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"
  ☆27Updated 7 years ago
• ycchen218 / EDA-DRC-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.
  ☆12Updated 2 years ago
• lnis-uofu / ML-Mapper
  ☆13Updated 3 years ago
• ByronHsu / FRAIGs
  C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.
  ☆10Updated 5 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆59Updated 5 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆190Updated 8 months ago
• hkust-zhiyao / SpecLLM
  SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
  ☆15Updated 2 years ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆142Updated 2 years ago
• cuhk-eda / REST
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆59Updated 3 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆94Updated 5 years ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆62Updated last year
• NVlabs / CircuitOps
  ☆97Updated 7 months ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆141Updated 2 years ago
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆45Updated 7 years ago