asfhiolNick / NTU_PhysicalDesign_201902Links
張耀文老師的"奈米積體電路實體設計"作業(Physical Design)
☆8Updated last year
Alternatives and similar repositories for NTU_PhysicalDesign_201902
Users that are interested in NTU_PhysicalDesign_201902 are comparing it to the libraries listed below
Sorting:
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆44Updated 4 years ago
- Logic Synthesis and Verification: Programming Assignments☆13Updated 5 months ago
- An open multiple patterning framework☆75Updated last year
- Open Source Detailed Placement engine☆38Updated 5 years ago
- ☆80Updated 2 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆145Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- UCSD Detailed Router☆87Updated 4 years ago
- nthu-route 2.11☆13Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- A parallel global router using the Galois framework☆29Updated last year
- ☆56Updated 4 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆36Updated last week
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆113Updated 2 years ago
- Pathfinder routing algorithm practice☆14Updated 8 years ago
- RePlAce global placement tool☆233Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆168Updated 2 weeks ago
- Power grid analysis☆19Updated 4 years ago
- ☆22Updated last month
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- A LEF/DEF Utility.☆30Updated 5 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year