asfhiolNick / NTU_PhysicalDesign_201902Links
張耀文老師的"奈米積體電路實體設計"作業(Physical Design)
☆8Updated last year
Alternatives and similar repositories for NTU_PhysicalDesign_201902
Users that are interested in NTU_PhysicalDesign_201902 are comparing it to the libraries listed below
Sorting:
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Logic Synthesis and Verification: Programming Assignments☆13Updated 6 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated last week
- An open multiple patterning framework☆77Updated last year
- ☆81Updated 2 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆46Updated 4 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆39Updated last month
- ☆22Updated last month
- An open-source quantum automatic test generator.☆14Updated 2 weeks ago
- DATC RDF☆50Updated 4 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆15Updated 3 years ago
- Hardware Description Language on FPGA☆9Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated 2 weeks ago
- ☆56Updated 4 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆149Updated 2 months ago
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated 11 months ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- A parallel global router using the Galois framework☆29Updated last year
- An analytical VLSI placer☆28Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- UCSD Detailed Router☆88Updated 4 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- DATC Robust Design Flow.☆37Updated 5 years ago