airjerry1216 / VLSI-Physical-Design-Automation
NTHU CS6135 VLSI實體設計自動化
☆11Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for VLSI-Physical-Design-Automation
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆12Updated last year
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆29Updated 11 months ago
- Problem B: 3D Placement with D2D Vertical Connections☆9Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆19Updated 2 weeks ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 5 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆20Updated 2 months ago
- ☆12Updated 2 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆42Updated 3 years ago
- ☆11Updated 6 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆19Updated 2 months ago
- VLSI EDA Global Router☆68Updated 6 years ago
- ☆10Updated 2 years ago
- ☆20Updated last month
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated 4 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- ICCAD-2021-B☆13Updated 3 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆17Updated last year
- ☆35Updated 10 months ago
- ☆23Updated 3 years ago
- The first version of TritonPart☆22Updated 10 months ago
- Artificial Netlist Generator☆33Updated 8 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆24Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 4 months ago
- ☆25Updated last year
- nthu-route 2.11☆13Updated 5 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆12Updated 3 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆16Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆20Updated this week
- Steiner Shallow-Light Tree for VLSI Routing☆46Updated 4 months ago