FarisHijazi / LZ4-Decompressor-VerilogLinks
Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language
☆16Updated 6 years ago
Alternatives and similar repositories for LZ4-Decompressor-Verilog
Users that are interested in LZ4-Decompressor-Verilog are comparing it to the libraries listed below
Sorting:
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Xilinx IP repository☆13Updated 7 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- ☆33Updated last year
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 8 months ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- Testbenches for HDL projects☆21Updated this week
- Verilog Repository for GIT☆33Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- ☆18Updated 4 years ago
- general-cores☆21Updated 2 months ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- Repository containing the DSP gateware cores☆13Updated this week
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- ☆30Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 7 years ago
- Generic AXI master stub☆19Updated 11 years ago