FarisHijazi / LZ4-Decompressor-VerilogLinks
Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language
☆16Updated 6 years ago
Alternatives and similar repositories for LZ4-Decompressor-Verilog
Users that are interested in LZ4-Decompressor-Verilog are comparing it to the libraries listed below
Sorting:
- Groundhog - Serial ATA Host Bus Adapter☆23Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Xilinx IP repository☆13Updated 7 years ago
- ☆31Updated last year
- Verilog IP Cores & Tests☆13Updated 7 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- ☆17Updated 3 weeks ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- ☆19Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Generic AXI master stub☆19Updated 11 years ago
- IP Catalog for Raptor.☆14Updated 8 months ago
- Imaging application using MIPI and DisplayPort to process image☆25Updated 5 years ago
- ☆30Updated 8 years ago
- Testbenches for HDL projects☆19Updated this week
- mirror of https://git.elphel.com/Elphel/x393_sata☆34Updated 5 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 6 months ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- Harmon Instruments FIFO to PCI Express interface☆11Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 6 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago