A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators
☆24Nov 24, 2017Updated 8 years ago
Alternatives and similar repositories for BIST_PUF_TRNG
Users that are interested in BIST_PUF_TRNG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA implementation of a physical unclonable function for authentication☆34Apr 7, 2017Updated 9 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆18Oct 25, 2017Updated 9 years ago
- This is a simple implementation of an Arbiter PUF made for an FPGA Artix-7. Project part of the course Embedded Systems, part of the Elec…☆13Mar 17, 2023Updated 3 years ago
- Hardware Security Labs☆31May 3, 2017Updated 9 years ago
- Cryptographic Key Generation from PUF Data☆23Oct 29, 2019Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Repository to store all design and testbench files for Senior Design☆23Apr 16, 2020Updated 6 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Use Verilog to design Arbiter PUF, then do Floorplan to make inter-variation approach 50%.☆14May 4, 2022Updated 4 years ago
- Defense/Attack PUF Library (DA PUF Library)☆56May 5, 2020Updated 6 years ago
- True Random Number Generator core implemented in Verilog.☆86Oct 8, 2020Updated 6 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆107Oct 21, 2025Updated last year
- Ring Oscillator Physically Unclonable Funtion☆29Sep 9, 2021Updated 5 years ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆25Jul 3, 2024Updated 2 years ago
- In this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which ha…☆12Jul 4, 2020Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- Hardware random number generator for FPGAs☆10May 7, 2015Updated 11 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆145Nov 5, 2022Updated 3 years ago
- Try to implement GCM-AES encryption algorithm on FPGA hardware and test it by software.☆10May 31, 2019Updated 7 years ago
- Present Crypto Engine in Verilog☆13Feb 27, 2016Updated 10 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated last year
- A CUDA implementation of SM4-GCM algorithm☆12May 30, 2019Updated 7 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- ☆13Apr 24, 2015Updated 11 years ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- opensource crypto IP core☆31Nov 20, 2020Updated 5 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 11 years ago
- Bitfile Interpretation Library for Xilinx Virtex FPGAs☆31Aug 9, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is an implementation of the Elliptic-Curve Diffie-Hellman Cryptographic Algorithm.☆15Nov 29, 2021Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆21Jul 12, 2019Updated 7 years ago
- Upstream glibc + xilinx branches☆14Feb 11, 2016Updated 10 years ago
- A configurable processing element for deep neural network accelerators☆10Sep 22, 2018Updated 8 years ago
- Sweet B is a safe, compact, embeddable library for elliptic curve cryptography.☆38Aug 3, 2022Updated 4 years ago
- An implementation of the SRP protocol as per RFC5054 for ESP32 and ESP-IDF☆10Nov 28, 2023Updated 2 years ago
- A small Deep Learning Image recognition tutorial aimed at people just starting out in their Deep Learning Journey☆12Nov 17, 2018Updated 7 years ago