siamumar / BIST_PUF_TRNGLinks
A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators
☆23Updated 7 years ago
Alternatives and similar repositories for BIST_PUF_TRNG
Users that are interested in BIST_PUF_TRNG are comparing it to the libraries listed below
Sorting:
- Repository to store all design and testbench files for Senior Design☆17Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- ☆13Updated 10 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- SHA3 (KECCAK)☆19Updated 10 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Updated 7 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 8 years ago
- AES hardware engine for Xilinx Zynq platform☆31Updated 3 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆53Updated 7 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆26Updated 6 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆21Updated 3 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 8 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- C++ and Verilog to implement AES128☆22Updated 7 years ago
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- opensource crypto IP core☆27Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- AES加密解密算法的Verilog实现☆68Updated 9 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆45Updated 5 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago