dbossnirvana / AES_MATLABLinks
AES implementation in MATLAB
☆12Updated 8 years ago
Alternatives and similar repositories for AES_MATLAB
Users that are interested in AES_MATLAB are comparing it to the libraries listed below
Sorting:
- EEE2/EIE2 Group Project☆17Updated 2 months ago
- ABP Accelerated VIP☆22Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆11Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. Work in Progress.☆13Updated 10 months ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆16Updated last year
- Python tools for processing Verilog files☆10Updated 13 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆12Updated 5 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆11Updated 2 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆17Updated 7 years ago
- My code repositry for common use.☆23Updated 3 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 2 years ago
- ☆32Updated last year
- ☆23Updated last month
- Testbenches for HDL projects☆20Updated this week
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- IP Catalog for Raptor.☆14Updated 8 months ago
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 7 months ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Updated 9 years ago
- Xilinx IP repository☆13Updated 7 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated 2 years ago
- A collection of Opal Kelly provided design resources☆17Updated last week
- Trying to learn Wishbone by implementing few master/slave devices☆12Updated 6 years ago