vignesh-raghavan / AES128View external linksLinks
Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.
☆17Dec 16, 2017Updated 8 years ago
Alternatives and similar repositories for AES128
Users that are interested in AES128 are comparing it to the libraries listed below
Sorting:
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Apr 15, 2021Updated 4 years ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 7 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆41Jun 4, 2017Updated 8 years ago
- This project contains synthesized verilog codes for Encryption/Decryption of secure IP stream using Advanced Encryption Standard (AES) al…☆17May 2, 2013Updated 12 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 5 years ago
- IEEE Executive project for the year 2021-2022☆10Nov 22, 2022Updated 3 years ago
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 5 years ago
- AES加密解密算法的Verilog实现☆69Jan 17, 2016Updated 10 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 3 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 7 months ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- 基于FPGA的FFT算法并行优化☆12Mar 7, 2024Updated last year
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆414Dec 29, 2025Updated last month
- Dual-attention Enhanced Spatial Transcriptomics Denoiser☆12May 8, 2025Updated 9 months ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆25Mar 24, 2025Updated 10 months ago
- Official Github to host website for ENAE788M 2019 Fall course at University of Maryland☆11Dec 30, 2019Updated 6 years ago
- ☆12Jun 22, 2023Updated 2 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Dec 1, 2019Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 2 months ago
- UCAS国科大2024课程《GPU架构与编程》大作业1，编写pointnet的cuda推理程序。☆22Dec 1, 2024Updated last year
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- 中国科学院大学2023-2024课程（更新中）☆12Jan 12, 2026Updated last month
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆129Jul 31, 2022Updated 3 years ago
- Model LLM inference on single-core dataflow accelerators☆18Dec 16, 2025Updated last month
- AES implementation in MATLAB☆12Nov 15, 2016Updated 9 years ago
- AES RoCC Accelerator☆10May 20, 2021Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- ☆14May 8, 2018Updated 7 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆20Nov 26, 2018Updated 7 years ago