☆21Jan 25, 2018Updated 8 years ago
Alternatives and similar repositories for tinyAES
Users that are interested in tinyAES are comparing it to the libraries listed below
Sorting:
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- BuDDy BDD package (with CMake support)☆15May 7, 2024Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- Use ChatGPT on the whole internet.☆15Jan 19, 2023Updated 3 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ☆16Jan 5, 2022Updated 4 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- ☆17Jul 11, 2021Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- ☆23Mar 13, 2023Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- ☆19Jul 12, 2024Updated last year
- Gabes: Garbled Circuits in Python☆16Feb 7, 2023Updated 3 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- Python FIR Filter Package for Xilinx Pynq Board☆30Apr 5, 2018Updated 7 years ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 9 months ago
- ☆32Sep 29, 2025Updated 5 months ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Sep 20, 2019Updated 6 years ago
- Cryptoleq: A Heterogeneous Abstract Machine for Encrypted and Unencrypted Computation.☆31Aug 20, 2024Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- ☆35Jul 28, 2025Updated 7 months ago
- Implementation of Espresso-II method for heuristic minimization of single output boolean functions☆32Feb 23, 2024Updated 2 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Smart Life API☆13Dec 6, 2017Updated 8 years ago
- ☆12Sep 9, 2023Updated 2 years ago
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 5 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Apr 9, 2025Updated 10 months ago