☆21Jan 25, 2018Updated 8 years ago
Alternatives and similar repositories for tinyAES
Users that are interested in tinyAES are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 5 years ago
- ECDSA VHDL Implementation☆12Apr 6, 2018Updated 8 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆23Mar 13, 2023Updated 3 years ago
- A copy of the latest version of MVSIS☆13Apr 18, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 4 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- PulseRain RISC-V board manager package for Arduino IDE☆13Mar 15, 2022Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- BuDDy BDD package (with CMake support)☆15May 7, 2024Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated 2 months ago
- ☆15Feb 6, 2021Updated 5 years ago
- ☆16Jan 5, 2022Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- python library providing utilities, data structures, constants, parsers, and tools for working with USB data☆68Jan 22, 2026Updated 5 months ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆449Dec 29, 2025Updated 6 months ago
- CGMiner fork, it add suport to Epiphany CPUs, used in Parallella.☆15Sep 23, 2013Updated 12 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 8 years ago
- This is a simple Socket.io setup for demo purpose.☆14Aug 30, 2014Updated 11 years ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- ☆18Jul 12, 2024Updated last year
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆31Feb 21, 2024Updated 2 years ago
- ☆29Oct 31, 2023Updated 2 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- ☆26Apr 14, 2026Updated 2 months ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆39Jun 16, 2026Updated 2 weeks ago
- ☆18Jul 11, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Bindings for the omxcam C library.☆16Aug 1, 2014Updated 11 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆110Jun 22, 2026Updated last week
- Documentation for taskcluster components☆15Feb 22, 2019Updated 7 years ago
- FPGA纯逻辑实现modbus通信☆25Sep 5, 2022Updated 3 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- ☆21Mar 30, 2023Updated 3 years ago