☆21Jan 25, 2018Updated 8 years ago
Alternatives and similar repositories for tinyAES
Users that are interested in tinyAES are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆23Mar 13, 2023Updated 3 years ago
- A copy of the latest version of MVSIS☆13Apr 18, 2021Updated 5 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- Gabes: Garbled Circuits in Python☆16Feb 7, 2023Updated 3 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- BuDDy BDD package (with CMake support)☆15May 7, 2024Updated last year
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated last week
- ☆13Feb 6, 2021Updated 5 years ago
- ☆16Jan 5, 2022Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- CGMiner fork, it add suport to Epiphany CPUs, used in Parallella.☆15Sep 23, 2013Updated 12 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- This is a simple Socket.io setup for demo purpose.☆14Aug 30, 2014Updated 11 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- ☆18Jul 12, 2024Updated last year
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆30Feb 21, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆23Apr 14, 2026Updated 2 weeks ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- Hack@DAC 2021☆18Jul 24, 2024Updated last year
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆37Apr 15, 2026Updated 2 weeks ago
- ☆18Jul 11, 2021Updated 4 years ago
- Bindings for the omxcam C library.☆16Aug 1, 2014Updated 11 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆105Updated this week
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Documentation for taskcluster components☆15Feb 22, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- ☆21Mar 30, 2023Updated 3 years ago
- CrazyDiskInfo is an interactive TUI S.M.A.R.T viewer for Unix systems.☆10Aug 9, 2022Updated 3 years ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago
- Artefacts for: "VMScape: Exposing and Exploiting Incomplete Branch Predictor Isolation in Cloud Environments"☆40Oct 17, 2025Updated 6 months ago
- Implementation VexRiscv on ultra96☆13Apr 18, 2022Updated 4 years ago
- Python FIR Filter Package for Xilinx Pynq Board☆30Apr 5, 2018Updated 8 years ago