☆21Jan 25, 2018Updated 8 years ago
Alternatives and similar repositories for tinyAES
Users that are interested in tinyAES are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 5 years ago
- ECDSA VHDL Implementation☆12Apr 6, 2018Updated 8 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆23Mar 13, 2023Updated 3 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- Gabes: Garbled Circuits in Python☆16Feb 7, 2023Updated 3 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 3 months ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- ☆17Jan 5, 2022Updated 4 years ago
- ☆13Apr 25, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- python library providing utilities, data structures, constants, parsers, and tools for working with USB data☆68Jan 22, 2026Updated 6 months ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆461Dec 29, 2025Updated 7 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 5 years ago
- BuDDy BDD package (with CMake support)☆16May 7, 2024Updated 2 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last month
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ☆27Apr 14, 2026Updated 3 months ago
- CGMiner fork, it add suport to Epiphany CPUs, used in Parallella.☆15Sep 23, 2013Updated 12 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- Learning data structures and algorithms☆10Sep 13, 2021Updated 4 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- ☆18Jul 11, 2021Updated 5 years ago
- ☆14Apr 29, 2024Updated 2 years ago
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆33Sep 29, 2025Updated 10 months ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- CrazyDiskInfo is an interactive TUI S.M.A.R.T viewer for Unix systems.☆10Aug 9, 2022Updated 4 years ago
- Implementation VexRiscv on ultra96☆14Apr 18, 2022Updated 4 years ago
- ☆21Jun 12, 2024Updated 2 years ago