ahegazy / aesLinks
Advanced encryption standard implementation in verilog.
☆31Updated 3 years ago
Alternatives and similar repositories for aes
Users that are interested in aes are comparing it to the libraries listed below
Sorting:
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆10Updated 3 years ago
- ☆54Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆45Updated last year
- Asynchronous fifo in verilog☆38Updated 9 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆97Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆43Updated 3 years ago
- Structured UVM Course☆58Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆74Updated last year
- General Purpose AXI Direct Memory Access☆62Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Updated 3 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆42Updated 5 months ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated 2 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆76Updated 5 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆54Updated 5 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆32Updated 11 months ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆38Updated 5 years ago
- This is the repository for the IEEE version of the book☆78Updated 5 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆25Updated last year
- Generic FIFO implementation with optional FWFT☆61Updated 5 years ago
- AXI Interconnect☆56Updated 4 years ago
- AXI4 BFM in Verilog☆35Updated 9 years ago
- Verification IP for APB protocol☆75Updated 5 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆57Updated 9 years ago
- A verilog implementation for Network-on-Chip☆81Updated 7 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆59Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Updated 3 years ago