Turbo coder and decoder
☆12Oct 11, 2023Updated 2 years ago
Alternatives and similar repositories for VerilogTurboCodeMaxProduct
Users that are interested in VerilogTurboCodeMaxProduct are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Code for "TinyTurbo : Efficient Turbo decoders on Edge" - ISIT 2022☆11May 9, 2022Updated 4 years ago
- MATLAB Imitation Modeling for the BER of the HF Communication System using M-PSK Modulation in the HF Communication Channel with Multipat…☆21Jan 26, 2025Updated last year
- LTE Turbo Decoder using BCJR algorithm☆11Apr 8, 2018Updated 8 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆64Mar 15, 2024Updated 2 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35May 20, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Matlab simulations of the encoder and decoder for the LTE turbo code from 3GPP Release 15☆65Mar 11, 2021Updated 5 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- This repo contains the source code of the physical layer developed for the DARPA Spectrum Collaboration Challenge (SC2).☆12Nov 21, 2019Updated 6 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆21Feb 8, 2017Updated 9 years ago
- A MATLAB toolbox for simulating multi-channel communications.☆17Jun 4, 2025Updated last year
- Implementation of the DVBS2 standard using Matlab☆15Feb 17, 2018Updated 8 years ago
- An implementation of ABS Polar Code, including construction, encoding and decoding.☆12Jul 21, 2023Updated 3 years ago
- Code for "DeepPolar codes", ICML 2024☆12May 7, 2024Updated 2 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Multibeam satellite system simulator which allows to test the different research work scenarios under different conditions such as differ…☆11Jan 28, 2021Updated 5 years ago
- Frequency Hopping Spread Spectrum for joint Communication and Sensing Radar for Mitigation of Interference and Spoofing☆16Jun 2, 2022Updated 4 years ago
- This repository contains the simulations used in the paper whose title is the same as the repository name.☆13May 16, 2024Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- ☆13May 18, 2016Updated 10 years ago
- Reference implementation of GFDM framework☆16Jun 14, 2018Updated 8 years ago
- alphago 五子棋学习过程 。原代码来自☆10Nov 18, 2018Updated 7 years ago
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- DVB-S2 LDPC Decoder☆31Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Generalized Frequency Division Multiplexing (GFDM) library for MATLAB.☆17Jun 27, 2018Updated 8 years ago
- The repository contains the MATLAB-based model of IEEE 802.11ad physical layer in baseband.☆22Jan 27, 2020Updated 6 years ago
- Generate a Deep Neural Network for Equalization of Optical channels☆17Aug 12, 2021Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆85Apr 28, 2023Updated 3 years ago
- CUDA optimized Path Tracer☆10Dec 23, 2018Updated 7 years ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Open-source RTL IP developement for IIR/FIR filters in SystemVerilog, along with the C model and verification IP in UVM☆15Jul 8, 2026Updated 2 weeks ago
- Osmocom DSP utility function library; mirrored from https://gitea.osmocom.org/sdr/libosmo-dsp☆14Jun 24, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Interfacing OV7670 Camera module to miniSpartan6+☆12Feb 11, 2015Updated 11 years ago
- All quizzes and assignment solutions from the Google Project Management: Professional Certificate are included in this repository. Additi…☆19Jan 9, 2025Updated last year
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- A resource-efficient VHDL-based framework for deploying CNNs and Feedforward Networks on FPGAs, featuring core modules, MNIST examples, a…☆16Mar 10, 2026Updated 4 months ago
- MATLAB implementation of a transmitter and receiver chain of the 5G NR Physical Uplink Shared Channel (PUSCH) defined by 3GPP rel 15.☆103Nov 9, 2025Updated 8 months ago
- Simulation projects on VLSI design.☆19Apr 6, 2021Updated 5 years ago
- Terminal Menu For Python Development☆12Oct 17, 2024Updated last year