pansygrass / eccLinks
Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrated Circuits.
☆45Updated 10 years ago
Alternatives and similar repositories for ecc
Users that are interested in ecc are comparing it to the libraries listed below
Sorting:
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆102Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- This is the repository for the IEEE version of the book☆66Updated 4 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- round robin arbiter☆74Updated 10 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆160Updated last week
- SoC Based on ARM Cortex-M3☆32Updated last month
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 5 months ago
- ☆55Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- amba3 apb/axi vip☆50Updated 10 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago