This project contains synthesized verilog codes for Encryption/Decryption of secure IP stream using Advanced Encryption Standard (AES) algorithm and implemented through Field Programmable Gate Array (FPGA). This is a very optimized code for handling IP packets and encrypt/decrypt the data part using a 128-bit block cipher. It uses a pipeline an…
☆17May 2, 2013Updated 13 years ago
Alternatives and similar repositories for IP_Stream_Encryption_using_AES_and_FPGA
Users that are interested in IP_Stream_Encryption_using_AES_and_FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 6 years ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆18Dec 16, 2017Updated 8 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 9 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Apr 15, 2021Updated 5 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AES加密解密算法的Verilog实现☆72Jan 17, 2016Updated 10 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- AES implementation in MATLAB☆12Nov 15, 2016Updated 9 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- START HERE! FPGA and Linux Development Combined☆24Jan 29, 2017Updated 9 years ago
- Sample Usages of BPF☆21May 23, 2022Updated 4 years ago
- A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.☆18Jul 10, 2015Updated 10 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆45May 12, 2016Updated 10 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Speccy - The ChromeOS Amateur Radio Spectrum Analyzer☆14Mar 22, 2017Updated 9 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆15Apr 25, 2026Updated last month
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Publishes system data (bat. voltages, PV watts, etc) on the D-Bus. Gets this data from other D-Bus services.☆17Updated this week
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- A straightforward way to not make the GC angry in .NET and Mono☆17Jan 1, 2015Updated 11 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- AES-128 hardware implementation☆33May 4, 2020Updated 6 years ago
- 🗝 upload secrets to github from your .env file☆12Jul 18, 2023Updated 2 years ago
- ☆14May 11, 2022Updated 4 years ago
- Contenido práctico de la asignatura Señales y Sistemas de la carrera Ingeniería de Sonido, en la Universidad Nacional de Tres de Febrero.☆10Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Python implementation of the original MININEC code☆17Jul 28, 2025Updated 10 months ago
- Linux kernel module PPS Client Driver using OMAP Timer hardware☆18May 18, 2017Updated 9 years ago
- Radio Gyms is an open-source bundle of AI environments for radio communications.☆13May 10, 2022Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆55Jul 4, 2020Updated 5 years ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- Antenna plotting program for plotting antenna simulation results☆15Feb 22, 2026Updated 3 months ago