This project contains synthesized verilog codes for Encryption/Decryption of secure IP stream using Advanced Encryption Standard (AES) algorithm and implemented through Field Programmable Gate Array (FPGA). This is a very optimized code for handling IP packets and encrypt/decrypt the data part using a 128-bit block cipher. It uses a pipeline an…
☆17May 2, 2013Updated 13 years ago
Alternatives and similar repositories for IP_Stream_Encryption_using_AES_and_FPGA
Users that are interested in IP_Stream_Encryption_using_AES_and_FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 5 years ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆18Dec 16, 2017Updated 8 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 8 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Apr 15, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AES hardware engine for Xilinx Zynq platform☆32Aug 22, 2021Updated 4 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- AES加密解密算法的Verilog实现☆71Jan 17, 2016Updated 10 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆34Dec 10, 2021Updated 4 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Nov 27, 2024Updated last year
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AES implementation in MATLAB☆12Nov 15, 2016Updated 9 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.☆18Jul 10, 2015Updated 10 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆434Dec 29, 2025Updated 4 months ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Speccy - The ChromeOS Amateur Radio Spectrum Analyzer☆14Mar 22, 2017Updated 9 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- Tool for injecting .net library in native process (or not native with some limitations).☆16Jul 12, 2012Updated 13 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- Verilog Language Extension for Visual Studio☆20Jan 14, 2026Updated 3 months ago
- The PCI Utilities☆25Jun 21, 2024Updated last year
- Publishes system data (bat. voltages, PV watts, etc) on the D-Bus. Gets this data from other D-Bus services.☆17Updated this week
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆62Mar 15, 2024Updated 2 years ago
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆15Jan 6, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 2020: Teensy 4.x as Audio USB to PCM5102 and ES9023 Audio DACs, with a USB Volume Control with an SSD1306 OLED peak meter. It requires c…☆12May 19, 2022Updated 3 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- A straightforward way to not make the GC angry in .NET and Mono☆17Jan 1, 2015Updated 11 years ago
- AES-128 hardware implementation☆33May 4, 2020Updated 6 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- Bitfile Interpretation Library for Xilinx Virtex FPGAs☆29Aug 9, 2012Updated 13 years ago
- ☆14May 11, 2022Updated 3 years ago