Alternatives and similar repositories for aes

Users that are interested in aes are comparing it to the libraries listed below

• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆452Updated 8 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆629Updated 9 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆414Updated 4 months ago
• pnvamshi / Hardware-Implementation-of-AES-Verilog
  Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog
  ☆42Updated 8 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆283Updated 5 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last month
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆441Updated last year
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆334Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆306Updated 3 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆475Updated 2 months ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆415Updated 6 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆700Updated last month
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆315Updated 3 weeks ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆448Updated 3 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆290Updated last month
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆355Updated this week
• chipsalliance / Cores-VeeR-EH2
  ☆258Updated 3 years ago
• subbdue / systemverilog.io
  Code used in
  ☆201Updated 8 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆561Updated 3 months ago
• mematrix / AES-FPGA
  AES加密解密算法的Verilog实现
  ☆69Updated 10 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆555Updated 4 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆587Updated last week
• pyuvm / pyuvm
  The UVM written in Python
  ☆496Updated last week
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆535Updated last year
• alexforencich / verilog-uart
  Verilog UART
  ☆530Updated 10 months ago
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆371Updated 8 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆404Updated 7 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆321Updated last year
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆284Updated last year
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆263Updated 12 years ago