Alternatives and similar repositories for aes:

Users that are interested in aes are comparing it to the libraries listed below

• pulp-platform / common_cells
  Common SystemVerilog components
  ☆606Updated last week
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆394Updated 9 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆419Updated last month
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆326Updated 11 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆480Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆544Updated last week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆254Updated last year
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆201Updated last year
• ljgibbslf / SM3_core
  ☆141Updated 4 years ago
• pnvamshi / Hardware-Implementation-of-AES-Verilog
  Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog
  ☆39Updated 7 years ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆244Updated 11 years ago
• mematrix / AES-FPGA
  AES加密解密算法的Verilog实现
  ☆66Updated 9 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆422Updated last week
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆428Updated 5 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆441Updated 3 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆265Updated 2 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆354Updated last week
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆313Updated last week
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆166Updated 5 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆796Updated last month
• ucb-bar / berkeley-hardfloat
  ☆319Updated 7 months ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆293Updated 3 years ago
• Xilinx / XilinxBoardStore
  ☆286Updated last week
• subbdue / systemverilog.io
  Code used in
  ☆182Updated 7 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆526Updated 3 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆523Updated last week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆444Updated last week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,256Updated 2 weeks ago
• alexforencich / verilog-uart
  Verilog UART
  ☆474Updated last month