Alternatives and similar repositories for aes

Users that are interested in aes are comparing it to the libraries listed below

• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆446Updated 5 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆600Updated 6 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆387Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆666Updated last month
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆302Updated 3 weeks ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆293Updated last month
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆277Updated 5 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆612Updated this week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆435Updated 2 weeks ago
• pnvamshi / Hardware-Implementation-of-AES-Verilog
  Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog
  ☆40Updated 8 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆536Updated last week
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆426Updated last year
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆341Updated this week
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated 3 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆461Updated 4 months ago
• chipsalliance / Cores-VeeR-EH2
  ☆245Updated 2 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆144Updated last year
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆218Updated 5 years ago
• subbdue / systemverilog.io
  Code used in
  ☆198Updated 8 years ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆329Updated 10 months ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆605Updated 2 weeks ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆184Updated 3 weeks ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆474Updated this week
• alexforencich / verilog-uart
  Verilog UART
  ☆508Updated 8 months ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆391Updated 4 months ago
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆363Updated 8 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆278Updated 2 weeks ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆681Updated 2 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆435Updated 3 years ago
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆179Updated 11 months ago