Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
☆417Dec 29, 2025Updated 2 months ago
Alternatives and similar repositories for aes
Users that are interested in aes are comparing it to the libraries listed below
Sorting:
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- AES加密解密算法的Verilog实现☆69Jan 17, 2016Updated 10 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 3 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Dec 1, 2019Updated 6 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆370Dec 15, 2025Updated 2 months ago
- Verilog implementation of the SHA-512 hash function.☆44Jan 17, 2026Updated last month
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆131Jul 31, 2022Updated 3 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated 11 months ago
- True Random Number Generator core implemented in Verilog.☆80Oct 8, 2020Updated 5 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 7 years ago
- ☆21Jan 25, 2018Updated 8 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆17Dec 16, 2017Updated 8 years ago
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 9 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 8 years ago
- Common SystemVerilog components☆713Updated this week
- FIPS 202 compliant SHA-3 core in Verilog☆23Oct 8, 2020Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week
- Implementation of RSA algorithm on FPGA using Verilog☆28Aug 1, 2018Updated 7 years ago
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 5 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Oct 14, 2020Updated 5 years ago
- ☆13Aug 10, 2014Updated 11 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated last week
- High quality and composable RTL libraries in SystemVerilog☆31Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- RISC-V cryptography extensions standardisation work.☆402Mar 8, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Nov 17, 2014Updated 11 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆286Nov 25, 2019Updated 6 years ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- HW Design Collateral for Caliptra RoT IP☆130Updated this week
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year