secworks / aes
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
☆337Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for aes
- Bus bridges and other odds and ends☆487Updated 10 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆386Updated 2 weeks ago
- Common SystemVerilog components☆513Updated last week
- AMBA AXI VIP☆361Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆259Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆259Updated 6 months ago
- RISC-V CPU Core☆287Updated 5 months ago
- AXI interface modules for Cocotb☆212Updated 11 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆433Updated 2 weeks ago
- The UVM written in Python☆372Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆444Updated last week
- uvm AXI BFM(bus functional model)☆233Updated 11 years ago
- lowRISC Style Guides☆370Updated last month
- training labs and examples☆397Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆171Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆522Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,099Updated this week
- VeeR EL2 Core☆252Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆403Updated this week
- Build Customized FPGA Implementations for Vivado☆294Updated this week
- SystemVerilog to Verilog conversion☆557Updated 2 weeks ago
- Verilog AXI stream components for FPGA implementation☆740Updated 3 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆269Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆363Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆290Updated 2 months ago
- Awesome ASIC design verification☆259Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆295Updated this week
- Reference examples and short projects using UVM Methodology☆254Updated 2 years ago
- Fabric generator and CAD tools☆148Updated this week
- AMBA bus lecture material☆375Updated 4 years ago