secworks / aesLinks
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
☆383Updated 4 months ago
Alternatives and similar repositories for aes
Users that are interested in aes are comparing it to the libraries listed below
Sorting:
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆439Updated 3 months ago
- Bus bridges and other odds and ends☆586Updated 4 months ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆369Updated last year
- Common SystemVerilog components☆653Updated 2 weeks ago
- AMBA AXI VIP☆419Updated last year
- lowRISC Style Guides☆450Updated 2 months ago
- Build Customized FPGA Implementations for Vivado☆337Updated this week
- AXI interface modules for Cocotb☆278Updated last year
- Xilinx Tcl Store☆368Updated this week
- ☆244Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆523Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆589Updated 2 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆511Updated 9 months ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆110Updated 3 years ago
- VeeR EL2 Core☆296Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆508Updated 3 years ago
- The UVM written in Python☆448Updated last month
- Code used in☆194Updated 8 years ago
- training labs and examples☆431Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆217Updated 2 years ago
- uvm AXI BFM(bus functional model)☆259Updated 12 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆600Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 8 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆174Updated 9 months ago
- Support for Rocket Chip on Zynq FPGAs☆410Updated 6 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆350Updated last week