Alternatives and similar repositories for aes:

Users that are interested in aes are comparing it to the libraries listed below

• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆388Updated 9 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆246Updated last year
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆411Updated 2 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆595Updated 2 weeks ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆415Updated last week
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆308Updated last week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆409Updated 6 months ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆241Updated 11 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆529Updated last month
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆318Updated 11 months ago
• pnvamshi / Hardware-Implementation-of-AES-Verilog
  Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog
  ☆39Updated 7 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,246Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆793Updated last month
• mematrix / AES-FPGA
  AES加密解密算法的Verilog实现
  ☆65Updated 9 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆318Updated 9 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆354Updated last week
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆196Updated last year
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆562Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆469Updated last month
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆427Updated 3 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆511Updated this week
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆518Updated 3 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆467Updated last month
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆250Updated last month
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆290Updated 3 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆184Updated 7 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆417Updated 2 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆261Updated 2 years ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆436Updated last week