Alternatives and similar repositories for aes:

Users that are interested in aes are comparing it to the libraries listed below

• mematrix / AES-FPGA
  AES加密解密算法的Verilog实现
  ☆62Updated 9 years ago
• pnvamshi / Hardware-Implementation-of-AES-Verilog
  Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog
  ☆38Updated 7 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆550Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆507Updated last week
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆264Updated 4 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆289Updated 8 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆221Updated last year
• pyuvm / pyuvm
  The UVM written in Python
  ☆393Updated last week
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆370Updated 6 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆387Updated 3 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆284Updated 11 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆397Updated 2 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆301Updated last month
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆450Updated 2 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆384Updated 4 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆419Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆584Updated last month
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆125Updated 11 months ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆180Updated last year
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆236Updated 11 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆204Updated 4 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆548Updated last year
• chipsalliance / Cores-VeeR-EH2
  ☆220Updated 2 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,181Updated this week
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆157Updated 2 months ago
• ljgibbslf / SM3_core
  ☆139Updated 4 years ago
• michaelehab / AES-Verilog
  Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL
  ☆86Updated 2 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆350Updated 3 weeks ago
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆141Updated last year
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆257Updated this week