kinap / AES-Processor
AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emulation Competition 2016.
☆16Updated 8 years ago
Alternatives and similar repositories for AES-Processor:
Users that are interested in AES-Processor are comparing it to the libraries listed below
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- an open source uvm verification platform for e200 (riscv)☆26Updated 6 years ago
- my UVM training projects☆32Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆21Updated 9 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆58Updated 4 years ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated this week
- verification of simple axi-based cache☆18Updated 5 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- ☆27Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- ☆28Updated last year
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- System on Chip verified with UVM/OSVVM/FV☆25Updated this week
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- ☆12Updated 8 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆20Updated 2 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- Generate UVM testbench framework template files with Python 3☆25Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year