AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emulation Competition 2016.
☆17Mar 22, 2017Updated 8 years ago
Alternatives and similar repositories for AES-Processor
Users that are interested in AES-Processor are comparing it to the libraries listed below
Sorting:
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆17Dec 16, 2017Updated 8 years ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 7 years ago
- This is a code repo for previous projects in Digital Design & Verification☆18Jan 6, 2015Updated 11 years ago
- PCB files for the Adafruit Feather nRF52840 Sense☆14Jan 24, 2024Updated 2 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 3 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 9 years ago
- A complete bio-sensor project, including software and hardware solutions.☆13Jul 1, 2022Updated 3 years ago
- UVM candy lover testbench which uses YASA as simulation script☆17Apr 17, 2020Updated 5 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- Testing the FFT performance of Cortex-M microcontrollers on ST Nucleo boards☆19Jul 22, 2018Updated 7 years ago
- AES implementation in MATLAB☆12Nov 15, 2016Updated 9 years ago
- Repository for the course "Sensor Fusion and Non-Linear Filtering" - SSY345 at Chalmers University of Technology☆13May 19, 2019Updated 6 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 7 years ago
- NRF52 BLE ECG PPG example☆22Mar 7, 2022Updated 4 years ago
- Starting point and shared code for Nordic nRF52x Thread/BLE platforms.☆19Oct 4, 2024Updated last year
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆421Dec 29, 2025Updated 2 months ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 5 years ago
- Processing software that works with the Arduino Pulse Sensor Amped module. Displays heart rate variation data in graphical format.☆10Mar 15, 2016Updated 10 years ago
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- POC implementation of "Accelerating HE Operations Using Key Decomposition"[KLSS23]☆18Jun 11, 2025Updated 9 months ago
- SystemVerilog examples and projects☆20Jun 10, 2025Updated 9 months ago
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 5 years ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 3 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- generate UVM testbench using python☆28Mar 24, 2018Updated 7 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Mar 5, 2017Updated 9 years ago
- Advanced Architecture Labs with CVA6☆79Jan 16, 2024Updated 2 years ago
- Advanced Machine Learning and Signal Processing IBM☆18Sep 6, 2019Updated 6 years ago
- Working nRF52/53 microcontroller (ARM + BLE5) prototypes with low-cost sensors☆26Nov 29, 2024Updated last year
- Control of HP/Agilent/Keysight MSO-X/DSO-X 3000A Oscilloscope through python via PyVisa☆27Apr 28, 2021Updated 4 years ago
- ☆26Oct 27, 2023Updated 2 years ago
- ☆16Jan 5, 2017Updated 9 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- UVM实战随书源码☆59Jan 22, 2019Updated 7 years ago