AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emulation Competition 2016.
☆17Mar 22, 2017Updated 8 years ago
Alternatives and similar repositories for AES-Processor
Users that are interested in AES-Processor are comparing it to the libraries listed below
Sorting:
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- PCB files for the Adafruit Feather nRF52840 Sense☆14Jan 24, 2024Updated 2 years ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 3 years ago
- A complete bio-sensor project, including software and hardware solutions.☆13Jul 1, 2022Updated 3 years ago
- Starting point and shared code for Nordic nRF52x Thread/BLE platforms.☆19Oct 4, 2024Updated last year
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆17Dec 16, 2017Updated 8 years ago
- NRF52 BLE ECG PPG example☆22Mar 7, 2022Updated 3 years ago
- This is a code repo for previous projects in Digital Design & Verification☆18Jan 6, 2015Updated 11 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- UVM candy lover testbench which uses YASA as simulation script☆17Apr 17, 2020Updated 5 years ago
- Testing the FFT performance of Cortex-M microcontrollers on ST Nucleo boards☆19Jul 22, 2018Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 7 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- ☆21May 18, 2018Updated 7 years ago
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 7 years ago
- UVM实战随书源码☆59Jan 22, 2019Updated 7 years ago
- Control of HP/Agilent/Keysight MSO-X/DSO-X 3000A Oscilloscope through python via PyVisa☆27Apr 28, 2021Updated 4 years ago
- Working nRF52/53 microcontroller (ARM + BLE5) prototypes with low-cost sensors☆26Nov 29, 2024Updated last year
- ☆11May 31, 2016Updated 9 years ago
- generate UVM testbench using python☆28Mar 24, 2018Updated 7 years ago
- ☆26Oct 27, 2023Updated 2 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- MIPI CSI-2 + MIPI CCS Demo☆75May 27, 2021Updated 4 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 3 years ago
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Processing software that works with the Arduino Pulse Sensor Amped module. Displays heart rate variation data in graphical format.☆10Mar 15, 2016Updated 9 years ago
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago