kinap / AES-ProcessorLinks
AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emulation Competition 2016.
☆16Updated 8 years ago
Alternatives and similar repositories for AES-Processor
Users that are interested in AES-Processor are comparing it to the libraries listed below
Sorting:
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- ☆13Updated 8 years ago
- ☆26Updated 4 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Updated 12 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆32Updated 2 months ago
- ☆29Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- my UVM training projects☆35Updated 6 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 4 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆12Updated 9 years ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- an open source uvm verification platform for e200 (riscv)☆28Updated 7 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆18Updated 5 years ago
- System on Chip verified with UVM/OSVVM/FV☆29Updated 2 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆65Updated 8 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- EE577b-Course-Project☆17Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago