secworks / modexp
Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.
☆17Updated 4 years ago
Alternatives and similar repositories for modexp:
Users that are interested in modexp are comparing it to the libraries listed below
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆45Updated 5 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated last month
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 7 years ago
- ☆13Updated 9 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- Implementation of the SHA256 Algorithm in Verilog☆37Updated 13 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆15Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- RISC-V instruction set extensions for SM4 block cipher☆19Updated 5 years ago
- opensource crypto IP core☆27Updated 4 years ago
- VHDL implementation of RSA encryption/decryption using Montgomery modular multipliers☆19Updated 8 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 8 years ago
- SHA3 (KECCAK)☆17Updated 10 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Updated 6 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆14Updated 7 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 7 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 3 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- IEEE P1735 decryptor for VHDL☆30Updated 9 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆18Updated 7 years ago
- ☆11Updated 8 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Updated 4 months ago