Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.
☆17Oct 8, 2020Updated 5 years ago
Alternatives and similar repositories for modexp
Users that are interested in modexp are comparing it to the libraries listed below
Sorting:
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Sep 25, 2014Updated 11 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 6 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Aug 1, 2018Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago
- ☆13Apr 24, 2015Updated 10 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 2 months ago
- Verilog implementation of the SHA-512 hash function.☆44Jan 17, 2026Updated last month
- FM receiving and broadcasting; Real-time duplexing; Scarborough Fair☆15Dec 6, 2019Updated 6 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Dec 1, 2019Updated 6 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆25Mar 11, 2022Updated 3 years ago
- An optimized C implementation of the RSA public key encryption using the Montgomery Multiplication algorithm☆18Jan 16, 2020Updated 6 years ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 7 months ago
- ☆25Mar 25, 2019Updated 6 years ago
- ☆23Dec 7, 2019Updated 6 years ago
- Implementation of the SHA256 Algorithm in Verilog☆38Jan 2, 2012Updated 14 years ago
- FPGA-based glitcher for the Digilent Arty FPGA development board.☆31Aug 18, 2017Updated 8 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- Gaussian noise generator Verilog IP core☆32May 22, 2023Updated 2 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- RFID tag and tester in Verilog☆42Apr 4, 2013Updated 12 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆417Dec 29, 2025Updated 2 months ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- TLMu - Transaction Level eMulator☆36Nov 27, 2014Updated 11 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Aug 21, 2024Updated last year
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- Unnoficial solutions (still under construction) to Nielsen and Chuang's "Quantum Computation and Quantum Information" - 10th anniversary …☆19Feb 11, 2026Updated 2 weeks ago
- HDLBits-Solutions☆10May 27, 2022Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 10 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago