secworks / modexpLinks
Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.
☆17Updated 4 years ago
Alternatives and similar repositories for modexp
Users that are interested in modexp are comparing it to the libraries listed below
Sorting:
- 4096bit RSA project, with verilog code, python test code, etc☆44Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- ☆13Updated 10 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆20Updated 7 months ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 2 months ago
- Implementation of the SHA256 Algorithm in Verilog☆37Updated 13 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 11 months ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Updated 7 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆42Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- SHA3 (KECCAK)☆19Updated 10 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago