secworks / modexp
Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.
☆17Updated 4 years ago
Alternatives and similar repositories for modexp:
Users that are interested in modexp are comparing it to the libraries listed below
- 4096bit RSA project, with verilog code, python test code, etc☆45Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- ☆13Updated 10 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆22Updated 7 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- ☆21Updated this week
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆33Updated 10 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆16Updated 5 years ago
- SHA3 (KECCAK)☆18Updated 10 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Implementation of the SHA256 Algorithm in Verilog☆37Updated 13 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆44Updated 10 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 3 months ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- RISC-V soft-core PEs for TaPaSCo☆18Updated 10 months ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- Custom Coprocessor Interface for VexRiscv☆9Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆62Updated 6 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated last month
- A simple, scalable, source-synchronous, all-digital DDR link☆25Updated last week
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆19Updated 5 months ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated last month