Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.
☆17Oct 8, 2020Updated 5 years ago
Alternatives and similar repositories for modexp
Users that are interested in modexp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Sep 25, 2014Updated 11 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Aug 21, 2024Updated last year
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 6 years ago
- ☆13Apr 24, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VHDL implementation of RSA encryption/decryption using Montgomery modular multipliers☆24Apr 15, 2016Updated 10 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago
- Tools for testing kernel ciphers and hash algorithm☆15Apr 27, 2023Updated 3 years ago
- Verilog implementation of the SHA-512 hash function.☆45Jan 17, 2026Updated 3 months ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆28Mar 11, 2022Updated 4 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 4 months ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Nov 26, 2024Updated last year
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CMSIS Pack for the mbedTLS software stack☆25Feb 5, 2026Updated 2 months ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 3 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- An optimized C implementation of the RSA public key encryption using the Montgomery Multiplication algorithm☆18Jan 16, 2020Updated 6 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- Gaussian noise generator Verilog IP core☆34May 22, 2023Updated 2 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆432Dec 29, 2025Updated 4 months ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- Jupyterlab extension containing a UI for debugging☆10Dec 2, 2019Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mathematical Functions in Verilog☆98Mar 7, 2021Updated 5 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20Apr 16, 2026Updated 2 weeks ago
- APB Logic☆25Feb 24, 2026Updated 2 months ago
- A small 32-bit implementation of the RISC-V architecture☆32Apr 10, 2026Updated 2 weeks ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago