☆14May 24, 2025Updated 9 months ago
Alternatives and similar repositories for svck
Users that are interested in svck are comparing it to the libraries listed below
Sorting:
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆17Sep 10, 2025Updated 5 months ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆58Feb 24, 2026Updated last week
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated 11 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- Reinforcement learning assisted analog layout design flow.☆34Jul 29, 2024Updated last year
- Open-source PDK version manager☆39Nov 25, 2025Updated 3 months ago
- End-to-End Open-Source I2C GPIO Expander☆36Updated this week
- Low level arithmetic primitives in RTL☆23Apr 3, 2020Updated 5 years ago
- ☆31Jan 22, 2026Updated last month
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- Reinforcement learning assisted analog layout design flow.☆27Jun 17, 2024Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆81Jan 25, 2026Updated last month
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- Linux kernel driver for the Exar xr21v141x "vizzini" UART☆10Jul 2, 2015Updated 10 years ago
- sram/rram/mram.. compiler☆47Sep 11, 2023Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- Balance Calculator for Oxygen Not Included☆11Jan 4, 2022Updated 4 years ago
- ☆11May 8, 2022Updated 3 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆49Apr 8, 2023Updated 2 years ago
- ☆38Dec 29, 2022Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 weeks ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- Verified visual schematics for all SKY130 Cells☆12Feb 2, 2026Updated last month
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- Alliance VLSI CAD Tools (LIP6)☆19Dec 11, 2025Updated 2 months ago
- SystemVerilog file list pruner☆16Updated this week
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- A straightforward (complete) sample of how to implement AES-GCM by using Linux crypto API at kernel side☆12Oct 6, 2022Updated 3 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago