comsec-group / cascade-artifactsLinks
Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
☆135Updated last year
Alternatives and similar repositories for cascade-artifacts
Users that are interested in cascade-artifacts are comparing it to the libraries listed below
Sorting:
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆71Updated 6 months ago
- ☆95Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆111Updated 3 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated this week
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆45Updated 5 months ago
- ☆87Updated 2 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆22Updated 7 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 5 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated last month
- Code repository for Coppelia tool☆23Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- Revizor - a fuzzer to search for microarchitectural leaks in CPUs☆161Updated this week
- ☆25Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Fuzz everything! Now let's fuzz chip!☆24Updated 2 weeks ago
- RISC-V Security Model☆32Updated this week
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆26Updated 3 months ago
- HW interface for memory caches☆28Updated 5 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆37Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Student Starter Code for Secure Hardware Design at MIT☆80Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 5 years ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆20Updated 10 months ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆60Updated 4 months ago
- ☆18Updated 3 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- QEMU with support for CHERI☆59Updated this week
- A tool for detecting Spectre vulnerabilities through fuzzing☆43Updated 4 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆55Updated 6 years ago