Alternatives and similar repositories for cascade-artifacts

Users that are interested in cascade-artifacts are comparing it to the libraries listed below

• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆74Updated last month
• compsec-snu / difuzz-rtl
  ☆100Updated last year
• ekiwi / rfuzz
  rfuzz: coverage-directed fuzzing for RTL research platform
  ☆112Updated 3 years ago
• sycuricon / MorFuzz
  Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
  ☆47Updated 8 months ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆93Updated last week
• googleinterns / hw-fuzzing
  ☆87Updated 2 years ago
• comsec-group / cellift-meta
  All the tools you need to reproduce the CellIFT paper experiments
  ☆23Updated 10 months ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 5 years ago
• IntelLabs / PreSiFuzz
  Pre-Silicon Hardware Fuzzing Toolkit
  ☆60Updated 4 months ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 7 years ago
• riscv-boom / boom-attacks
  Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
  ☆68Updated 6 years ago
• compsec-snu / specdoctor
  ☆25Updated 2 years ago
• CTSRD-CHERI / Test-Suite-Transient-Execution
  Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
  ☆17Updated 4 years ago
• MATCHA-MIT / SHD-StarterCode
  Student Starter Code for Secure Hardware Design at MIT
  ☆82Updated last year
• antmicro / rowhammer-tester
  ☆71Updated last month
• microsoft / sca-fuzzer
  Revizor - Hardware fuzzing for the age of speculation
  ☆168Updated last week
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆33Updated 8 months ago
• ha0lyu / ChipFuzz
  Fuzz everything! Now let's fuzz chip!
  ☆27Updated 3 weeks ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆38Updated 3 years ago
• skmuduli92 / HyperFuzzer
  ☆17Updated 4 years ago
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆21Updated 5 months ago
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆64Updated 6 months ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆30Updated 5 months ago
• vusec / tlbdr
  ☆17Updated 3 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆34Updated last week
• bu-icsg / PHMon
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆27Updated 5 years ago
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆26Updated 2 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 3 months ago