comsec-group / cascade-artifacts
Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
☆120Updated 4 months ago
Alternatives and similar repositories for cascade-artifacts:
Users that are interested in cascade-artifacts are comparing it to the libraries listed below
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆55Updated 5 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆86Updated last month
- ☆80Updated 7 months ago
- ☆81Updated last year
- A port of the RIPE suite to RISC-V.☆28Updated 6 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- ☆21Updated last year
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆55Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆100Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆10Updated 3 years ago
- HW interface for memory caches☆26Updated 4 years ago
- ☆18Updated 2 years ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- RISC-V Security Model☆29Updated this week
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆35Updated 2 years ago
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆46Updated last month
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆25Updated last year
- Revizor - a fuzzer to search for microarchitectural leaks in CPUs☆118Updated this week
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆22Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 4 years ago
- Project Repo for the Simulator Independent Coverage Research☆18Updated last year
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆54Updated this week
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆60Updated 5 months ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆15Updated 2 months ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆48Updated 5 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆31Updated 3 years ago
- Security Test Benchmark for Computer Architectures☆21Updated last month