comsec-group / cascade-artifactsLinks
Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
☆128Updated 9 months ago
Alternatives and similar repositories for cascade-artifacts
Users that are interested in cascade-artifacts are comparing it to the libraries listed below
Sorting:
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆68Updated 3 months ago
- ☆87Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆87Updated last week
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- ☆85Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆107Updated 3 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆57Updated 3 weeks ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆21Updated 4 months ago
- ☆25Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- Revizor - a fuzzer to search for microarchitectural leaks in CPUs☆136Updated last week
- Pre-Silicon Hardware Fuzzing Toolkit☆57Updated this week
- ☆10Updated 2 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆29Updated 2 months ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆52Updated this week
- ☆25Updated last year
- Student Starter Code for Secure Hardware Design at MIT☆76Updated last year
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆61Updated 10 months ago
- ☆18Updated 2 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- The top repository for the code accompanying our paper "Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Executi…☆13Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 4 months ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆18Updated 2 months ago