ekiwi / simulator-independent-coverage

Related projects ⓘ

Alternatives and complementary repositories for simulator-independent-coverage

• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆20Updated 4 years ago
• hackdac / hackdac_2018_beta
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆17Updated 4 years ago
• efeslab / asplos22-hardware-debugging-artifact
  ☆11Updated 5 months ago
• efeslab / hardware-bugbase
  ☆16Updated 5 months ago
• ekiwi / rfuzz
  rfuzz: coverage-directed fuzzing for RTL research platform
  ☆98Updated 2 years ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆29Updated 2 years ago
• dian-lun-lin / GenFuzz
  GPU-enabled Hardware Fuzzer using Genetic Algorithm
  ☆16Updated last year
• iscas-tis / CHA
  ☆14Updated 4 months ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆17Updated 7 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• compsec-snu / difuzz-rtl
  ☆74Updated 5 months ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆20Updated 4 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆61Updated 4 years ago
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆14Updated 3 weeks ago
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆60Updated last year
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆61Updated this week
• RPTU-EIS / upec-boom-verification-suite
  This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…
  ☆15Updated last year
• gipsyh / rIC3
  A high-performance implementation of the IC3/PDR algorithm in Rust.
  ☆16Updated this week
• compsec-snu / specdoctor
  ☆19Updated last year
• euphoric-hardware / simcommand
  SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
  ☆14Updated last year
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 4 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆18Updated 6 months ago
• googleinterns / hw-fuzzing
  ☆78Updated last year
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 6 years ago
• ics-jku / spinalfuzz
  Fuzzing for SpinalHDL
  ☆14Updated 2 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆17Updated 6 years ago
• Boolector / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆40Updated 2 months ago
• skmuduli92 / HyperFuzzer
  ☆14Updated 3 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated last month
• ymanerka / ccicheck
  ☆9Updated 9 years ago