Alternatives and similar repositories for simulator-independent-coverage:

Users that are interested in simulator-independent-coverage are comparing it to the libraries listed below

• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆32Updated 3 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆20Updated 2 months ago
• ics-jku / spinalfuzz
  Fuzzing for SpinalHDL
  ☆16Updated 2 years ago
• bu-icsg / ProcessorFuzz
  ☆12Updated 6 months ago
• iscas-tis / riscv-spec-core
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆12Updated 2 weeks ago
• ekiwi / rfuzz
  rfuzz: coverage-directed fuzzing for RTL research platform
  ☆105Updated 2 years ago
• iscas-tis / CHA
  ☆17Updated 8 months ago
• hackdac / hackdac_2018_beta
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆17Updated 4 years ago
• gipsyh / rIC3
  Hardware Model Checker
  ☆40Updated this week
• efeslab / asplos22-hardware-debugging-artifact
  ☆11Updated 9 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆64Updated 4 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆11Updated 3 years ago
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆68Updated last year
• yaohsiaopid / rtl2uspec
  ☆11Updated last year
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆16Updated 3 weeks ago
• comsec-group / cellift-meta
  All the tools you need to reproduce the CellIFT paper experiments
  ☆18Updated last month
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆11Updated 11 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆22Updated 2 months ago
• CTSRD-CHERI / Test-Suite-Transient-Execution
  Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
  ☆15Updated 3 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• HWSec-UNC / Sylvia
  ☆12Updated last month
• efeslab / hardware-bugbase
  ☆17Updated 9 months ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated 11 months ago
• dian-lun-lin / GenFuzz
  GPU-enabled Hardware Fuzzer using Genetic Algorithm
  ☆17Updated last year
• RPTU-EIS / upec-boom-verification-suite
  This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…
  ☆17Updated 2 years ago
• googleinterns / hw-fuzzing
  ☆80Updated 2 years ago
• skmuduli92 / HyperFuzzer
  ☆15Updated 3 years ago
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆17Updated 5 months ago
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆27Updated 2 months ago