Alternatives and similar repositories for simulator-independent-coverage:

Users that are interested in simulator-independent-coverage are comparing it to the libraries listed below

• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆31Updated 3 years ago
• ekiwi / rfuzz
  rfuzz: coverage-directed fuzzing for RTL research platform
  ☆100Updated 2 years ago
• hackdac / hackdac_2018_beta
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆17Updated 4 years ago
• ics-jku / spinalfuzz
  Fuzzing for SpinalHDL
  ☆15Updated 2 years ago
• efeslab / hardware-bugbase
  ☆17Updated 7 months ago
• iscas-tis / CHA
  ☆16Updated 6 months ago
• efeslab / asplos22-hardware-debugging-artifact
  ☆11Updated 7 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• dian-lun-lin / GenFuzz
  GPU-enabled Hardware Fuzzer using Genetic Algorithm
  ☆17Updated last year
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆14Updated last week
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆61Updated last year
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated this week
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆10Updated 9 months ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated 9 months ago
• googleinterns / hw-fuzzing
  ☆81Updated last year
• compsec-snu / specdoctor
  ☆21Updated last year
• gipsyh / rIC3
  Hardware Model Checker
  ☆26Updated this week
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆15Updated 2 months ago
• compsec-snu / difuzz-rtl
  ☆80Updated 7 months ago
• shioya-lab-public / surgefuzz
  SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)
  ☆19Updated last month
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆62Updated this week
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆21Updated 4 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆13Updated 6 years ago
• yaohsiaopid / rtl2uspec
  ☆10Updated 10 months ago
• comsec-group / cellift-meta
  All the tools you need to reproduce the CellIFT paper experiments
  ☆17Updated 3 months ago
• sifive / riscv-vector-intrinsic-fuzzing
  A random fuzz generator for the RISC-V vector extension intrinsics
  ☆20Updated last month
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 2 years ago
• skmuduli92 / HyperFuzzer
  ☆15Updated 3 years ago