Alternatives and similar repositories for simulator-independent-coverage

Users that are interested in simulator-independent-coverage are comparing it to the libraries listed below

• ekiwi / rfuzz
  rfuzz: coverage-directed fuzzing for RTL research platform
  ☆112Updated 3 years ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆73Updated this week
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆36Updated 3 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 5 years ago
• efeslab / asplos22-hardware-debugging-artifact
  ☆13Updated last year
• hackdac / hackdac_2018_beta
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆17Updated 5 years ago
• hkustgz-zhang-lab / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆74Updated 2 years ago
• zilongwang123 / LeaVe
  A tool for checking the contract satisfaction for hardware designs
  ☆11Updated last week
• efeslab / hardware-bugbase
  ☆20Updated last year
• HWSec-UNC / Sylvia
  ☆18Updated 5 months ago
• compsec-snu / difuzz-rtl
  ☆98Updated last year
• comsec-group / cellift-meta
  All the tools you need to reproduce the CellIFT paper experiments
  ☆22Updated 9 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆91Updated last week
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆81Updated last year
• dian-lun-lin / GenFuzz
  GPU-enabled Hardware Fuzzer using Genetic Algorithm
  ☆19Updated 2 years ago
• compsec-snu / specdoctor
  ☆25Updated 2 years ago
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆35Updated 9 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆32Updated 7 months ago
• sycuricon / MorFuzz
  Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
  ☆45Updated 6 months ago
• shioya-lab-public / surgefuzz
  SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)
  ☆21Updated 11 months ago
• comsec-group / encarsia
  ☆25Updated 7 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• googleinterns / hw-fuzzing
  ☆87Updated 2 years ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆15Updated 5 months ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 7 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 5 months ago
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆24Updated this week
• pfnet-research / ATPG4SV
  A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.
  ☆19Updated 6 years ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆110Updated this week