ekiwi / simulator-independent-coverageLinks
Project Repo for the Simulator Independent Coverage Research
☆19Updated 2 years ago
Alternatives and similar repositories for simulator-independent-coverage
Users that are interested in simulator-independent-coverage are comparing it to the libraries listed below
Sorting:
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆19Updated 10 months ago
- ☆13Updated last month
- ☆12Updated 11 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated this week
- ☆12Updated 9 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆21Updated 3 months ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- ☆16Updated 3 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆105Updated 3 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 7 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated 2 weeks ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 months ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆19Updated 6 months ago
- Hardware Formal Verification Tool☆52Updated this week
- ☆18Updated 11 months ago
- A RISC-V RV32 model ready for SMT program synthesis.☆11Updated 3 years ago
- A Formal Verification Framework for Chisel☆18Updated last year
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- BTOR2 MLIR project☆25Updated last year
- Recent papers related to hardware formal verification.☆70Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- RTLCheck☆22Updated 6 years ago
- ☆25Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago