dian-lun-lin / GenFuzzView external linksLinks
GPU-enabled Hardware Fuzzer using Genetic Algorithm
☆20Jul 12, 2023Updated 2 years ago
Alternatives and similar repositories for GenFuzz
Users that are interested in GenFuzz are comparing it to the libraries listed below
Sorting:
- ☆102May 27, 2024Updated last year
- ☆21Feb 2, 2026Updated last week
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment …☆13Mar 24, 2025Updated 10 months ago
- ☆13Apr 7, 2025Updated 10 months ago
- propositional satisfiability problem (SAT) goes neural and deep☆13Aug 17, 2021Updated 4 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- A continuous local search SAT solver based on Fourier expansion for hybrid Boolean constraints.☆12Sep 18, 2024Updated last year
- Official Repository for the ICLR 2022 paper "Generalization of Neural Combinatorial Solvers through the Lens of Adversarial Robustness"☆14Nov 20, 2022Updated 3 years ago
- A set of tools that automate the execution of scarab simulations☆19Updated this week
- Official repository for paper "Goal-Aware Neural SAT Solver"☆17Jun 10, 2023Updated 2 years ago
- Fix syntax errors of LLM-generated RTL☆41May 23, 2024Updated last year
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- ☆15Nov 9, 2022Updated 3 years ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Dec 21, 2025Updated last month
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆27Mar 31, 2025Updated 10 months ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- ☆16Dec 30, 2023Updated 2 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- ☆17Jul 11, 2021Updated 4 years ago
- ☆17Aug 9, 2025Updated 6 months ago
- ☆23Jan 30, 2025Updated last year
- ☆17Nov 19, 2023Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆19Nov 21, 2022Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Jun 30, 2024Updated last year
- ☆31Updated this week
- ☆25Mar 26, 2025Updated 10 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Apr 15, 2022Updated 3 years ago
- [NeurIPS 2022] "NSNet: A General Neural Probabilistic Framework for Satisfiability Problems"☆19Mar 29, 2023Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆19Jul 12, 2024Updated last year
- ☆88Jan 20, 2023Updated 3 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- ☆26Oct 6, 2023Updated 2 years ago