cjhonlyone / picorv32_XilinxLinks
A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz
☆72Updated 4 years ago
Alternatives and similar repositories for picorv32_Xilinx
Users that are interested in picorv32_Xilinx are comparing it to the libraries listed below
Sorting:
- Cortex M0 based SoC☆73Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- AHB3-Lite Interconnect☆89Updated last year
- ☆36Updated 9 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆203Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- AXI总线连接器☆100Updated 5 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated 11 months ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- AXI DMA 32 / 64 bits☆115Updated 10 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆129Updated last year
- OpenXuantie - OpenE902 Core☆152Updated last year
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- Gigabit Ethernet UDP communication driver☆77Updated 5 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆121Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆131Updated last year
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆129Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆92Updated 7 years ago