cjhonlyone / picorv32_XilinxLinks
A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz
☆75Updated 4 years ago
Alternatives and similar repositories for picorv32_Xilinx
Users that are interested in picorv32_Xilinx are comparing it to the libraries listed below
Sorting:
- Cortex M0 based SoC☆75Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- AHB3-Lite Interconnect☆94Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- ☆38Updated 10 years ago
- OpenXuantie - OpenE902 Core☆159Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AXI总线连接器☆104Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Interface Protocol in Verilog☆50Updated 6 years ago
- ☆74Updated 4 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆124Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- ☆69Updated 9 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- round robin arbiter☆75Updated 11 years ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago