cjhonlyone / picorv32_Xilinx
A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz
☆67Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for picorv32_Xilinx
- Cortex M0 based SoC☆70Updated 3 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆123Updated 5 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆75Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆107Updated 2 years ago
- ☆34Updated 9 years ago
- Gigabit Ethernet UDP communication driver☆71Updated 5 years ago
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆114Updated 4 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆20Updated last year
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆129Updated 5 months ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆81Updated 7 years ago
- OpenXuantie - OpenE902 Core☆137Updated 4 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆90Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆29Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆54Updated last year
- OpenXuantie - OpenE906 Core☆137Updated 4 months ago
- AXI Interface Nand Flash Controller (Sync mode)☆82Updated 3 months ago
- ☆36Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆143Updated 11 months ago
- ☆62Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆39Updated 11 months ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- practice configure AHB-Lite bus protocol☆11Updated 5 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago