A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz
☆79Jun 10, 2021Updated 5 years ago
Alternatives and similar repositories for picorv32_Xilinx
Users that are interested in picorv32_Xilinx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆19Apr 18, 2022Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Gigabit Ethernet UDP communication driver☆84Jul 26, 2019Updated 7 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,309Jul 31, 2026Updated last week
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆53Jan 19, 2021Updated 5 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.☆45Nov 13, 2024Updated last year
- an open source uvm verification platform for e200 (riscv)☆30May 5, 2018Updated 8 years ago
- verilog/FPGA hardware description for very simple GPU☆17Apr 9, 2019Updated 7 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆79Jan 15, 2023Updated 3 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- ☆27Nov 4, 2022Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- Raptor end-to-end FPGA Compiler and GUI☆99Dec 11, 2024Updated last year
- The project is a simple example about how to use TensorFlow to train a ConNet model from labeled dataset and then use Vitis AI tools to d…☆16Aug 15, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- 8051 core☆115Jul 17, 2014Updated 12 years ago
- ☆20Jun 5, 2018Updated 8 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆107Jan 27, 2024Updated 2 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆94Oct 14, 2020Updated 5 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,850Mar 24, 2021Updated 5 years ago
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- ☆31Aug 8, 2020Updated 6 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- Must-have verilog systemverilog modules☆39May 1, 2022Updated 4 years ago