Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
☆13May 5, 2015Updated 10 years ago
Alternatives and similar repositories for UART_ECHO
Users that are interested in UART_ECHO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 8 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- Simple Inertial Navigation System implementation by pure C☆12Nov 2, 2019Updated 6 years ago
- Verilog Package for Sublime Text 2/3☆23Jan 27, 2024Updated 2 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆22Jan 4, 2021Updated 5 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- ☆14May 21, 2019Updated 6 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆25Sep 30, 2022Updated 3 years ago
- 基于Qt qwt的串口示波器☆12May 8, 2019Updated 6 years ago
- GCC 9.4.0. Tricore / AURIX Prebuild Binaries for Ubuntu☆17Jan 24, 2023Updated 3 years ago
- ☆13Feb 28, 2016Updated 10 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- A 4 port USB 2.0 Hub with USB C input built as swag for the Hacker Zephyr☆21May 27, 2023Updated 2 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- python_learning☆16May 18, 2022Updated 3 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆134Mar 3, 2026Updated 2 weeks ago
- Single Port RAM, Dual Port RAM, FIFO☆33May 17, 2022Updated 3 years ago
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- playful-turtle USB gamepad firmware for the seeeduino xiao☆10Jul 19, 2023Updated 2 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 2 weeks ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated 2 years ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 2 years ago
- Charting serial data on to web page☆13Jun 8, 2016Updated 9 years ago
- A simple PDM microphone interface on FPGA☆14Jan 16, 2022Updated 4 years ago
- A python GUI that plots serial data in real time. Used with embedded systems. Uses matplotlib and pyserial☆85Apr 28, 2016Updated 9 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- This is a GitHub archive for the best known solutions and solvers of the low autocorrelation binary sequence (labs) problem. It also is a…☆11Sep 15, 2020Updated 5 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- ASCOM Driver for EQ Focuser☆13Oct 4, 2018Updated 7 years ago
- Record and replay serial port traffic with pytest.☆10Dec 30, 2025Updated 2 months ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago