Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
☆13May 5, 2015Updated 10 years ago
Alternatives and similar repositories for UART_ECHO
Users that are interested in UART_ECHO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 8 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- Verilog Package for Sublime Text 2/3☆23Jan 27, 2024Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆22Jan 4, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆30Dec 1, 2016Updated 9 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- python_learning☆16May 18, 2022Updated 3 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆135Mar 3, 2026Updated 2 months ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- 提供一种基于深度学习的光纤传感水声信号识别方法，该方法降低了光纤传感水声信号识别的难度，通过最优聚类模型，将无监督学习方式转化为有监督学习的方式，使识别未知的目标事件信号成为可能；以光纤传感系统自身固有噪声信号分解分量作为训练数据，构建开集识别网络，可用于识别任意不属于系统…☆11Aug 30, 2022Updated 3 years ago
- playful-turtle USB gamepad firmware for the seeeduino xiao☆10Jul 19, 2023Updated 2 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 2 months ago
- A simple PDM microphone interface on FPGA☆14Jan 16, 2022Updated 4 years ago
- A python GUI that plots serial data in real time. Used with embedded systems. Uses matplotlib and pyserial☆85Apr 28, 2016Updated 10 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- BPI-EAI80 AIoT board use Edgeless EAI80 chip design☆16Dec 26, 2022Updated 3 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is a GitHub archive for the best known solutions and solvers of the low autocorrelation binary sequence (labs) problem. It also is a…☆11Sep 15, 2020Updated 5 years ago
- Record and replay serial port traffic with pytest.☆10Dec 30, 2025Updated 4 months ago
- Schematics, footprints and scripts I've made and tested for KiCad☆12Jun 24, 2020Updated 5 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- zmkx.app 的 Python 实现，包含一个供二次开发的库和一个简单的 CLI 客户端☆11Sep 19, 2023Updated 2 years ago
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 10 years ago
- Reed Solomon Decoder (204,188)☆13Jul 17, 2014Updated 11 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Audio mixer for Zynq-7000☆12Sep 7, 2018Updated 7 years ago
- nand2tetris files converted to VHDL so I can simulate them on an FPGA☆12Apr 30, 2014Updated 12 years ago
- ☆15Apr 18, 2023Updated 3 years ago
- Simulation of a Brushless DC Motor☆12Jan 7, 2017Updated 9 years ago
- Learn how to develop a plugin for PlotJuggler, by example.☆17Aug 15, 2023Updated 2 years ago
- STM32 Hiperface Encoder circuit and software☆11Nov 14, 2023Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆64Oct 20, 2022Updated 3 years ago