ptracton / UART_ECHOLinks
Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
☆13Updated 10 years ago
Alternatives and similar repositories for UART_ECHO
Users that are interested in UART_ECHO are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆74Updated 8 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Simple mono FM Radio.☆50Updated 9 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆94Updated 3 weeks ago
- USB serial device (CDC-ACM)☆44Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated last month
- SEA-S7_gesture recognition☆17Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆61Updated 11 months ago
- Vivado project for the SP701 Imaging application project☆13Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆62Updated 3 years ago
- PulseRain FP51 MCU, with peripherals☆17Updated 7 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- 基于FPGA的PCIe 板卡,支持 离散量输入输出、ARINC429协议☆17Updated 3 years ago
- A Voila-Jones face detector hardware implementation☆33Updated 7 years ago
- turbo 8051☆29Updated 8 years ago
- UART To SPI☆19Updated 11 years ago
- 8051 core☆112Updated 11 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- FT2232HL JTAG & UART Downloader☆20Updated 4 years ago
- Testbenches for HDL projects☆22Updated this week
- A simple PDM microphone interface on FPGA☆13Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- Basic USB-CDC device core (Verilog)☆86Updated 4 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆59Updated 4 years ago
- development interface mil-std-1553b for system on chip☆24Updated 8 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago