Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
☆13May 5, 2015Updated 11 years ago
Alternatives and similar repositories for UART_ECHO
Users that are interested in UART_ECHO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jan 23, 2024Updated 2 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Simple Inertial Navigation System implementation by pure C☆12Nov 2, 2019Updated 6 years ago
- Verilog Package for Sublime Text 2/3☆23Jan 27, 2024Updated 2 years ago
- Docs of Maixduino☆13Jul 16, 2020Updated 6 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆13Jan 15, 2022Updated 4 years ago
- ☆13May 21, 2019Updated 7 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆27Sep 30, 2022Updated 3 years ago
- 基于Qt qwt的串口示波器☆12May 8, 2019Updated 7 years ago
- ☆14Feb 28, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- GCC 9.4.0. Tricore / AURIX Prebuild Binaries for Ubuntu☆17Jan 24, 2023Updated 3 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- python_learning☆16May 18, 2022Updated 4 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- 《FPGA应用开发和仿真》（机械工业出 版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆136Mar 3, 2026Updated 4 months ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- I2C Slave☆14Jul 17, 2014Updated 12 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- playful-turtle USB gamepad firmware for the seeeduino xiao☆10Jul 19, 2023Updated 3 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- Yet Another Environment Sensor Aggregator☆10Mar 10, 2022Updated 4 years ago
- 提供一种基于深度学习的光纤传感水声信号识别方法，该方法降低了光纤传感水声信号识别的难度，通过最优聚类模型，将无监督学习方式转化为有监督学习的方式，使识别未知的目标事件信号成为可能；以光纤传感系统自身固有噪声信号分解分量作为训练数据，构建开集识别网络，可用于识别任意不属于系统…☆12Aug 30, 2022Updated 3 years ago
- Use FPGA to Transfer Image with Gigabits Ethernet☆19Dec 2, 2020Updated 5 years ago
- ☆12Feb 20, 2026Updated 5 months ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 3 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A python GUI that plots serial data in real time. Used with embedded systems. Uses matplotlib and pyserial☆85Apr 28, 2016Updated 10 years ago
- BPI-EAI80 AIoT board use Edgeless EAI80 chip design☆16Dec 26, 2022Updated 3 years ago
- ☆12Jun 6, 2019Updated 7 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- a very very simple flash translation layer(FTL) algorithm☆12Feb 14, 2017Updated 9 years ago
- This is a GitHub archive for the best known solutions and solvers of the low autocorrelation binary sequence (labs) problem. It also is a…☆11Sep 15, 2020Updated 5 years ago
- Record and replay serial port traffic with pytest.☆10Dec 30, 2025Updated 6 months ago