ptracton / UART_ECHOLinks
Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
☆13Updated 10 years ago
Alternatives and similar repositories for UART_ECHO
Users that are interested in UART_ECHO are comparing it to the libraries listed below
Sorting:
- Testbenches for HDL projects☆18Updated last week
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Simple mono FM Radio.☆48Updated 9 years ago
- ☆25Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 6 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- turbo 8051☆29Updated 7 years ago
- UART To SPI☆17Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- SEA-S7_gesture recognition☆16Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- USB serial device (CDC-ACM)☆39Updated 4 years ago
- ZYNQ-IPMC Hardware☆17Updated 3 years ago
- PulseRain FP51 MCU, with peripherals☆15Updated 7 years ago
- 基于FPGA的PCIe 板卡,支持 离散量输入输出、ARINC429协议☆15Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆11Updated 7 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- An CAN bus Controller implemented in Verilog☆46Updated 10 years ago
- Vivado project for the SP701 Imaging application project☆13Updated 5 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A collection of Opal Kelly provided design resources☆16Updated 3 months ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 2 months ago
- USB Full Speed PHY☆44Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆50Updated 2 years ago