Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
☆13May 5, 2015Updated 11 years ago
Alternatives and similar repositories for UART_ECHO
Users that are interested in UART_ECHO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆13Feb 28, 2016Updated 10 years ago
- A 4 port USB 2.0 Hub with USB C input built as swag for the Hacker Zephyr☆22May 27, 2023Updated 2 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆135Mar 3, 2026Updated 2 months ago
- Single Port RAM, Dual Port RAM, FIFO☆35May 17, 2022Updated 4 years ago
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- 提供一种基于深度学习的光纤传感水声信号识别方法，该方法降低了光纤传感水声信号识别的难度，通过最优聚类模型，将无监督学习方式转化为有监督学习的方式，使识别未知的目标事件信号成为可能；以光纤传感系统自身固有噪声信号分解分量作为训练数据，构建开集识别网络，可用于识别任意不属于系统…☆11Aug 30, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 2 months ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆13Mar 22, 2024Updated 2 years ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆16Jun 9, 2023Updated 2 years ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- A python GUI that plots serial data in real time. Used with embedded systems. Uses matplotlib and pyserial☆85Apr 28, 2016Updated 10 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- BPI-EAI80 AIoT board use Edgeless EAI80 chip design☆16Dec 26, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- a very very simple flash translation layer(FTL) algorithm☆12Feb 14, 2017Updated 9 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- C++ Drivers for STM☆10Mar 3, 2019Updated 7 years ago
- ASCOM Driver for EQ Focuser☆13Oct 4, 2018Updated 7 years ago
- Record and replay serial port traffic with pytest.☆10Dec 30, 2025Updated 4 months ago
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 10 years ago
- Reed Solomon Decoder (204,188)☆13Jul 17, 2014Updated 11 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tracking Denx Das u-boot with various trusted computing add-ons.☆21Oct 23, 2025Updated 7 months ago
- FPGA小车， 功能： 自动变速，VGA实时画面输出，目标识别，目标跟踪☆22Jun 30, 2025Updated 10 months ago
- Audio mixer for Zynq-7000☆12Sep 7, 2018Updated 7 years ago
- nand2tetris files converted to VHDL so I can simulate them on an FPGA☆12Apr 30, 2014Updated 12 years ago
- Simulation of a Brushless DC Motor☆12Jan 7, 2017Updated 9 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 2 months ago
- STM32 Hiperface Encoder circuit and software☆11Nov 14, 2023Updated 2 years ago