ptracton / UART_ECHOLinks
Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
☆13Updated 10 years ago
Alternatives and similar repositories for UART_ECHO
Users that are interested in UART_ECHO are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Simple mono FM Radio.☆48Updated 9 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆47Updated this week
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- FT2232HL JTAG & UART Downloader☆19Updated 4 years ago
- 基于FPGA的PCIe 板卡,支持 离散量输入输出、ARINC429协议☆16Updated 2 years ago
- 8051 core☆106Updated 11 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- SEA-S7_gesture recognition☆16Updated 5 years ago
- UART To SPI☆17Updated 11 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 6 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆81Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆73Updated 2 years ago
- 【例程】国产高云FPGA 开发板及其工程☆34Updated 10 months ago
- turbo 8051☆29Updated 8 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- ☆14Updated 5 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Open source zynq platform☆18Updated 7 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago