Alternatives and similar repositories for UART_ECHO

Users that are interested in UART_ECHO are comparing it to the libraries listed below

• ultraembedded / core_spiflash
  SPI-Flash XIP Interface (Verilog)
  ☆38Updated 3 years ago
• analogdevicesinc / testbenches
  Testbenches for HDL projects
  ☆18Updated this week
• Elrori / Delta-sigma-ADC-verilog
  Delta-sigma ADC,PDM audio FPGA Implementation
  ☆70Updated 2 years ago
• suisuisi / FPGATechnologyGroup
  FPGA Technology Exchange Group相关文件管理
  ☆45Updated last month
• lulinchen / face_detect_open
  A Voila-Jones face detector hardware implementation
  ☆32Updated 6 years ago
• fpga-soc / mil-std-1553b-soc
  development interface mil-std-1553b for system on chip
  ☆21Updated 7 years ago
• yedk / arm_cortex_m0_xillinx
  基于arm cortex-m0内核的xillinx fpga sopc工程项目
  ☆12Updated 6 years ago
• ffxx283 / PCIE-FPGA
  基于FPGA的PCIe 板卡，支持 离散量输入输出、ARINC429协议
  ☆15Updated 2 years ago
• siorpaes / BareBonesCortexM0
  Extremely basic CortexM0 SoC based on ARM DesignStart Eval
  ☆27Updated 6 years ago
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 4 years ago
• rbarzic / arty-cm0-designstart
  A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board
  ☆12Updated 6 years ago
• freecores / turbo8051
  turbo 8051
  ☆29Updated 7 years ago
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆36Updated 4 years ago
• jlublin / xvcd_server
  Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters
  ☆11Updated 11 years ago
• For-up / SEA-S7Guess
  SEA-S7_gesture recognition
  ☆16Updated 4 years ago
• xycfwrj / zynq_axi_ddr_barebone
  minimal code to access ps DDR from PL
  ☆20Updated 5 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆28Updated last year
• ultraembedded / fpga_test_soc
  A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)
  ☆33Updated 5 years ago
• codeshaa / 16-bit-HDLC-using-VHDL
  High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.
  ☆28Updated 8 years ago
• pbing / FM_Radio
  Simple mono FM Radio.
  ☆48Updated 8 years ago
• www-asics-ws / usb2_dev
  USB 2.0 Device IP Core
  ☆67Updated 7 years ago
• xiaotianbc / FPGA_XDMA_Demo
  a simple FPGA xdma demo based Memblaze
  ☆16Updated 2 years ago
• DeamonYang / FPGA_SDR
  软件无线电，使用FPGA进行正交解调。
  ☆22Updated 6 years ago
• andrade824 / Verilog-SPI-Master
  A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen
  ☆19Updated 10 years ago
• freecores / 8051
  8051 core
  ☆107Updated 10 years ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆30Updated 6 years ago
• Hoi-Jeon / Verilog-for-Mic-in-Matrix-Creator
  Explanation of FPGA code for 8 PDM microphones in Matrix Creator
  ☆13Updated 4 years ago
• FDU-ME-ARC / NVMeCHA
  ☆15Updated 3 years ago
• antmicro / openssd-nvme
  ☆20Updated 4 years ago
• ericgineer / CORDIC
  The CORDIC algorithm implemented in Octave/MATLAB and Verilog
  ☆29Updated 10 years ago