GuzTech / vivado-picorv32View external linksLinks
A Vivado IP package of the PicoRV32 RISC-V processor
☆15Jul 9, 2020Updated 5 years ago
Alternatives and similar repositories for vivado-picorv32
Users that are interested in vivado-picorv32 are comparing it to the libraries listed below
Sorting:
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 5 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 10 months ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- Library of FPGA architectures☆30Jan 6, 2026Updated last month
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 5, 2026Updated last week
- Open PicoBlaze Assembler☆63Oct 29, 2023Updated 2 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- artix-7 PCIe dev board☆31Sep 27, 2017Updated 8 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Oct 3, 2023Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- opae.github.io☆10Sep 2, 2024Updated last year
- 4k Mixed Reality headset☆38Oct 7, 2017Updated 8 years ago
- Linux kernel driver for the Exar xr21v141x "vizzini" UART☆10Jul 2, 2015Updated 10 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- ☆14May 24, 2025Updated 8 months ago
- sram/rram/mram.. compiler☆46Sep 11, 2023Updated 2 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- ☆17Jul 12, 2024Updated last year
- Balance Calculator for Oxygen Not Included☆11Jan 4, 2022Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- BAG framework☆41Jul 24, 2024Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- Sort selections based on their content☆12Apr 20, 2023Updated 2 years ago
- Verified visual schematics for all SKY130 Cells☆12Feb 2, 2026Updated 2 weeks ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago