A Vivado IP package of the PicoRV32 RISC-V processor
☆15Jul 9, 2020Updated 5 years ago
Alternatives and similar repositories for vivado-picorv32
Users that are interested in vivado-picorv32 are comparing it to the libraries listed below
Sorting:
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 5 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- Library of FPGA architectures☆31Mar 2, 2026Updated last week
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated 2 weeks ago
- Open PicoBlaze Assembler☆62Oct 29, 2023Updated 2 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Oct 3, 2023Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- opae.github.io☆10Sep 2, 2024Updated last year
- ☆14May 24, 2025Updated 9 months ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- 4k Mixed Reality headset☆39Oct 7, 2017Updated 8 years ago
- Linux kernel driver for the Exar xr21v141x "vizzini" UART☆10Jul 2, 2015Updated 10 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- sram/rram/mram.. compiler☆47Sep 11, 2023Updated 2 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- A Dart library to decode audio files☆11Jan 6, 2025Updated last year
- Balance Calculator for Oxygen Not Included☆11Jan 4, 2022Updated 4 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 3 weeks ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- BAG framework☆42Jul 24, 2024Updated last year
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- Voxel Engine for jMonkeyEngine☆11Jan 24, 2019Updated 7 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- ☆17Jul 12, 2024Updated last year
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- CPU implementation of the Image stitching using FAST. For FPGA implementation visit tharaka27-SocStitcher.☆12Jun 19, 2020Updated 5 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago